

Exploring the Software Stack for Underdesigned Computing Machines

Rajesh Gupta UC San Diego.





















Exploring the Software Stack for UnderdesignedComputing Machines



























The Hardware-Software Boundary

Idealization: hardware has rigid specifications






Application

Operating System

Hardware Abstraction Layer (HAL)





The Hardware-Software Boundary

Reality: hardware characteristics are highly variable

Application


•••

Application

Operating System

Hardware Abstraction Layer (HAL)









The Hardware-Software Boundary

Practice: over-design & guard-banding for illusion of rigidity

Application


•••

Application


Operating System

Hardware Abstraction Layer (HAL)






Manufacturing Variability Meets Moore's Law: From Chiseled Transistors to Molecular Assemblies




Active Power Variability Across Instances


Cortex M3 Active Current @ Room Temperature



Active Power Variability Across Temperature




Active Power Variability Across Temperature




Sleep Power Variability Across Instances


Cortex M3 Sleep Current (Room Temperature)



Sleep Power Variability Across Temperature




Sleep Power Variability Across Temperature



Source #1: Manufacturing Variability Example

Frequency variation in an 80-core processor within a single die in Intel's 65nm technology [Dighe10]




- Observables
 - Maximum speed, energy efficiency
- Mitigation mechanism
 - Computation fidelity

Permanence	Spatial Granularity	Temporal Rapidity	Magnitude
Permanent	Within & across part	Fixed	Large



Source #2: Vendor Variability Example

Power variation across five 512 MB DDR2-533 DRAM parts [Hanson07]




- Observables
 - Relative cost of memory and compute operations
- Mitigation mechanism
 - Algorithm selection

Permanence	Spatial Granularity	Temporal Rapidity	Magnitude
Permanent	Part-to-part	Fixed	Large



Source #3: Ambient Variability Example

Variation in P_{sleep} with temperature across five instances of an ARM Cortex M3 processor




- Observables
 - Sleep mode power
- Mitigation mechanism
 - Adapt duty cycle ratio

Permanence	Spatial Granularity	Temporal Rapidity	Magnitude
Transient	Part-to-part	Medium	Large



Source #4: Aging Example

Normalized frequency degradation in 65 nm due to NBTI [Zheng09]




- Observables
 - Speed degradation, increased error
- Mitigation mechanism
 - Computation elasticity

Permanence	Spatial Granularity	Temporal Rapidity	Magnitude
Permanent	Within & across part	Slow	Medium




Sources of Variability






Let us take another look at the HW/SW stack



Time or part



Imagine a new hardware-software interface...




Time or part

Hardware: Self-monitoring as opposed to self-healing



- Measure hardware signatures, use fluid constraints in HW design, error possibility in operation using simple device monitors
- Static and Dynamic Reliability Management



Factors affecting Reliability/Lifetime


- Inherent randomness
- Process (P)
- Voltage (V)
- Temperature (T)
- State (S)

<u>Dynamic Reliability Management (DRI Reliability Slack with Perforn</u>

- Boost supply Voltage
- Allow higher temperature of operation
- No chip fails way after T_{LT}
- No chip fails before T_{LT}

Process
Circuit
Functional
System

Unified NBTI /Oxide degradation sensor




University of Michigan 18 2



An Underdesigned Multiplier

- Idea: change functional description of arithmetic units instead of voltage overscaling
- Basic building block: 2x2 multiplier
 - Computes 11 x 11 = 111 (not 1001)
 - Scalable to arbitrary bit widths by adding partial products
 - ~40% power reduction but ~8% power overhead in correct mode
 - Average error ~3.3%, max error ~22.2%
- Comparison with voltage overscaling (image filtering)
 - a) Inaccurate multiplier, 41.5% power reduction, SNR: 20.3dB
 - b) Voltage over-scaling, 30% power reduction, SNR: 9.16dB
 - c) Voltage over-scaling 50% power reduction, SNR: 2.64dB

Provides ability to do designs with tunable error characteristics.















Puneet Gupta, UCLA




Variability-aware Duty-cycling


Duty Cycle = $f(\mathbf{P_{sleep}})$



Atmel's ARM Cortex M3-based SAM3U Embedded Processor



Duty-cycled Wireless Sensors



Duty-cycled Wireless Sensors



% Duty Cycle =
$$\frac{1}{p}$$

Duty-cycled Wireless Sensors



% Duty Cycle =
$$\frac{1}{p}$$


↑% Duty Cycle ⇒ **↑Quality of Sensing**

c1, p↓

P(event detection)
of data samples
Classification accuracy

• • •

Feasible Duty Cycle



Lifetime (L)

$$\langle c,p \rangle = f(P_A, P_S, E, L, QoS)$$

Note: transition time and power ignored here

Feasible Duty Cycle

$$\langle c,p\rangle = f(P_A, P_S, E, L, QoS)$$

Feasible Duty Cycle


$$\langle c,p \rangle = f(P_A, P_S, E, L, QoS)$$

Variability

Datasheet:
Active Power
Sleep Power

Adapt duty cycle when P_A, P_S vary with instance and temperature.

Adaptable Duty Cycled Tasks in TinyOS




Hardware Variability Signatures

Analytic modeling of sleep power

$$P_{sleep} = V_{dd} (AT^2 e^{B/T} + I_{gl})$$


A and B are technology-dependent constants I_{gl} is the temperature-independent gate leakage current T is the core temperature.



 Parameters of calibrated models are the hardware variability signatures passed to the software stack


Improvement over Worst-Case Duty Cycle

Average: 22x improvement




Energy Untapped by Worst-Case Duty Cycle

Average: 63% energy left untapped




Lifetime reduction with Datasheet Spec DC

Average: 55 days short of one year's lifetime




Average improvement by location




35

Benefits greater at smaller duty cycles




Benefits greater with newer technology



Worst-Case Duty Cycle: 10% Temperature range: 60C

Another Example: Underdesigned Radios



Problem:

error, deadline misses, & variability

error, loss & variability

error, deadline misses, & variability

Current Practice:

over-design for no error and minimum speed


tolerate via protocol and app level recovery

over-design for no error and minimum speed

tolerate computational errors, deadline misses, and performance variation

tolerate computational errors, deadline misses, and performance variation

Underdesigned & Opportunistic Computing (UNO) Machines From Crash-and-Recover to Sense-and-Adapt



Underdesign Mechanisms

- -stochastic processor
- -fluid hw constraints
- -application intent






Variability manifestations

- -faulty cache bits
- -delay variation
- -power variation

Designing an UnO Stack for Variability-aware Duty-cycling







Duty Cycle = $f(\mathbf{P_{sleep}}, P_{active})$


Fundamentally Rethink the Correctness Contract between Hardware and Software Software redesigned to Stochastic tolerate hardware errors at **Applications** rate E_2 under nominal E_2 conditions E_1, E_2 configured **HW-based Error Resilience** using software/hardware Hardware techniques to minimize **Stochastic** designed/architected system power from the ground up to Processor allow errors at rate E_1 **Non-Deterministic** under nominal Rakesh Kumar, UIUC Components conditions

One Step Further: Active Fault Tolerance

- Rx: Treating bugs as allergies (SOSP'05)
 - In case of errors, actively changing execution environment to avoid the error-triggering "allergen"
 - Different layouts
 - Memory padding
 - Zero-filling
 - Different scheduling
 - Packet sizing, etc

YY Zhou, UCSD







Testbed 1: General Purpose Computing Job queue Scheduler node kload migration **Instrumented Flash Off-line variability Software Mechanisms** characterization and Run-time for DB Querying and **Servers in GreenLight**

hardware signature

sensing[UCSD, UCLA, UIUC]


Map-Reduce Apps

[UCSD, UCI]


Datacenter

[UCSD]





Testbed 2: Embedded Processing for Body Sensor Networks





Sensor Node with ARM Cortex M3 CPU with in situ Variability Sensor [UM, UCLA]

Off-line variability characterization and Run-time hardware signature sensing [Stanford, UCLA, UM]

OS, PL, and App Mechanisms for Distributed Sensing [UCLA, UCI, UCSD]








ARM Cortex M3 CPU & Underdesigned DSP Accelerators [UM, UCLA]


Off-line variability characterization and Run-time hardware signature sensing[UCLA, Stanford, UM]

Variability-aware GNU
Radio + N/W Protocol
Stack under Linux
[UCLA, UCSD]





Testbed 4: Mobile Computing for Multimedia



Instrumented **Android Smartphone** [UCLA]

Off-line & S/W-inference based run-time power & error variability characterization [UCLA]


Variability Adaptation Mechanisms for VP8 Codec [UCI, UCLA]

Configuration

Output

Application





Variability Expedition: A Paradigm Shift to Fluid HW-SW Interfaces



Opportunistic SW

- ▶ Radical departure from hard failures to soft variability
 - Work through hardware variability
 - rather than over-designed hardware and fault-handling software
 - Software becomes a significant part of the solution to variability
- Software adapts to part as manufactured rather than as designed
 - opportunistically exploit application elasticity
 - adaptation simplifies the structure of software layers

rds *ally*ed

Wall

Computing

Softv

Variability-Aware Software for Efficient Computing with Nano-scale Devices

