

Final Program for ISVLSI 2011		
MONDAY July 4, 2011		
8:00 am -	Registration	
8:15 – 8:30am	Inauguration	
8:30-10:00 am	<p><b>M1A: FPGAs</b>  Chair: Juergen Becker  <a href="mailto:becker@itiv.uni-karlsruhe.de">becker@itiv.uni-karlsruhe.de</a></p> <ul style="list-style-type: none"> <li>● Feasibility Study of Using RF Interconnects in Large FPGAs to Improve Routing Tracks Usage - Adel Dokhanchi, Ali Jahanian, Esfandiar Mehrshahi and Mohammad Taghi Taimoori</li> <li>● High Level Power Estimation Models for FPGAs - Avinash Lakshminarayana, Sumit Ahuja and Sandeep Shukla</li> <li>● The Study of a Dynamic Reconfiguration Manager for Systems-on-Chip - Matthias Kuehnle, Alisson Brito, Christoph Roth, Konstantinos Dagas and Juergen Becker</li> </ul>	<p><b>M1B: 3D ICs</b>  Chair: Jiang Xu <a href="mailto:jiang.xu@ust.hk">jiang.xu@ust.hk</a></p> <ul style="list-style-type: none"> <li>● A Low-overhead Fault-aware Deflection Routing Algorithm for 3D Network-on-Chip - Chaochao Feng, Minxuan Zhang, Jinwen Li, Jiang Jiang, Zhonghai Lu and Axel Jantsch</li> <li>● Physical Implementation of an Asynchronous 3D-NoC Router using Serial Vertical Links - Florian Darve, Abbas Sheibanyrad, Pascal Vivet and Frédéric Petrot</li> <li>● Optimizing Test Wrapper for Embedded Cores using TSV based 3D SOCs - Surajit Kumar Roy, Chandan Giri, Sourav Ghosh and Hafizur Rahaman</li> </ul>
10:00 – 10:15am	TEA BREAK	
10:15 – 11:10 am	<p><b>M1K:</b> Chair: Susmita Sur-Kolay  <b>Solutions and Challenges in Modern Circuit Placement –</b>  Prof. Yao-Wen Chang, National Taiwan University</p>	
11:15 – 12:45 pm	<p><b>M2A: Nanoelectronics</b>  Chair: T R Ramachandran  <a href="mailto:T.R.Ramachandran@lsi.com">T.R.Ramachandran@lsi.com</a></p> <ul style="list-style-type: none"> <li>● Effect of Gate-S/D Underlap, Asymmetric and Independent Gate features in the minimization of Short Channel Effects in Nanoscale DGMOSFETs – Ramesh Vaddi, S. Dasgupta and R. P. Agarwal</li> <li>● Asymmetric Drain Underlap Schottky Barrier SOI MOSFET for Low-Power High Performance Nanoscale CMOS Circuits - Ganesh C. Patil and Shafi Qureshi</li> <li>● An Efficient Design Technique for High Performance Dynamic Feedthrough Logic with Enhanced Noise Tolerance - Shashank Parashar, Chaudhry Indra Kumar and Manisha Pattanaik</li> </ul>	<p><b>M2B: Network-on-Chips</b>  Chair: Arcot Sowmya  <a href="mailto:sowmya@cse.unsw.edu.au">sowmya@cse.unsw.edu.au</a></p> <ul style="list-style-type: none"> <li>● A DRAM Centric NoC Architecture and Topology Design Approach - Ciprian Seiculescu, Srinivasan Murali, Luca Benini and Giovanni De Micheli</li> <li>● A Method for Integrating Network on Chip Topologies with 3D ICs – M. Pawan Kumar, Anish S. Kumar, Srinivasan Murali, Luca Benini and Kamakoti Veezhinathan</li> <li>● A NoC Traffic Suite Based on Real Applications - Weichen Liu, Jiang Xu, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Wei Zhang, Mahdi Nikdast and Zhehui Wang</li> </ul>
12:45 – 1:30pm	LUNCH	

1:30 – 3:00 pm	<p><b>M3A: Mixed Signal Design</b>  <b>Chair: S. Aniruddhan</b>  <a href="mailto:ani@ee.iitm.ac.in">ani@ee.iitm.ac.in</a></p> <ul style="list-style-type: none"> <li>● 500 MHz Delay lock based 128-bin, 256 ns deep analog memory ASIC "Anusmriti"  - Menka Sukhwani, Vinay Chandratre, Megha Thomas, Chandrakant Pithwa and Vangmayee Sharda,</li> <li>● A 16-Gbps 9mW Transmitter With FFE in 90nm CMOS Technology for Off-Chip Communication  - Saurabh Sant, Sandeep Waikar, Marshnil Dave, Maryam Shojaei Baghini and Dinesh Sharma</li> <li>● A Response Surface Method for Design Space Exploration and Optimization of Analog Circuits  - Arnab Khawas, Amitava Banerjee and Siddhartha Mukhopadhyay</li> </ul>	<p><b>M3B: Placement</b>  <b>Chair: Yao-Wen Chang</b>  <a href="mailto:ywchang@cc.ee.ntu.edu.tw">ywchang@cc.ee.ntu.edu.tw</a></p> <ul style="list-style-type: none"> <li>● A New Wirelength Model for Analytical Placement – B. N. B. Ray and Shankar Balachandran</li> <li>● Relay-Race Algorithm: A Novel Heuristic Approach to VLSI/PCB Placement - Yiqiang Sheng, Atsushi Takahashi and Shuichi Ueno</li> <li>● Statistical Timing-based post-Placement Leakage Recovery - Evriklis Kounalakis, Christos Sotiriou and Vassilis Zebilis</li> </ul>
3:05 – 4:00 pm	<p><b>M2K: Chair: Sri Parameswaran</b>  <b>Reliability of On-Chip Systems – A Thermal Perspective</b>  <b>Prof. Joerg Henkel, Karlsruhe Institute of Technology</b></p>	
4:00 – 4:15pm	TEA BREAK	
4:15 – 5:15 pm	<p><b>MP1: Chair: Shankar Balachandran</b></p> <ul style="list-style-type: none"> <li>● Verification of Register Transfer Level Low Power Transformations - Chandan Karfa, C. Mandal and D. Sarkar</li> <li>● Gate Sizing Minimizing Delay and Area - Gracieli Posser, Guilherme Flach, Gustavo Wilke and Ricardo Reis</li> <li>● A Group-Preferential Parallel-Routing Algorithm for Cross-referencing Digital Microfluidic Biochips - Pranab Roy, Rajesh Mandal, Hafizur Rahaman and Parthasarathi Dasgupta</li> <li>● Post-Synthesis Circuit Techniques for Runtime Leakage Reduction - Seetal Potluri, Nitin Chandrachoodan and Kamakoti Veezhinathan</li> <li>● A Global optimization for Scan Chain Insertion at RT-Level - Lilia Zaourar, Yann Kieffer and Chouki Aktouf</li> </ul>	<p><b>MP2: Chair: TBA</b></p> <ul style="list-style-type: none"> <li>● A Design of Experiment based Approach to Variance Optimal Design of CMOS OpAmp - Arnab Khawas and Siddhartha Mukhopadhyay</li> <li>● An Analytical Drain Current Model for Short-channel Triple-material Double-gate MOSFETs - Harshit Agnihotri, Abhishek Ranjan, Pramod Kumar Tiwari and S. Jit</li> <li>● Design to Introduce On-Chip Fine Tunability in Analog Active Inductor - Garima Kapur, Kapil Bhola and C.M Markan</li> <li>● On the Potentials of FinFETs for Asynchronous circuit Design - Fataneh Jafari, Mahdi Mosaffa and Siamak Mohammadi</li> <li>● Modeling Study of Impact of Surface Roughness on Flicker Noise in MOSFET - Prafulla Galphade and Rasika Dhavse</li> </ul>

	<ul style="list-style-type: none"><li>● High Speed Convolution and Deconvolution using Urdhva Tiryagbhyam - <i>Rashmi Lomte and Pradip Bhaskar</i></li></ul>	
5:15 - 6:15pm	<b>Ph D Forum: Chair: Nitin Chandrachoodan &amp; Juergen Becker</b> <ul style="list-style-type: none"><li>● Power-Efficient Inter-Layer Communication Architectures for 3D NoC - <i>Amir-Mohammad Rahmani, Khalid Latif, Kameswar Rao Vaddina, Pasi Liljeberg, Juha Plosila and Hannu Tenhunen.</i></li><li>● Design and Evaluation of Mesh-of-Tree based Network-on-Chip for Two- and Three-Dimensional Integrated Circuits - <i>Santanu Kundu and Santanu Chattopadhyay.</i></li><li>● Design and Implementation of Iterative Decoder for Faster-than-Nyquist Signaling Multicarrier - <i>Deepak Dasalukunte, Fredrik Rusek, John. B Anderson and Viktor Owall</i></li><li>● Synthesis of Analog IC Building Blocks - <i>Alpana Agarwal and Chandra Shekhar Sharma</i></li><li>● Design and Analysis of Pairing Based Cryptographic Hardware for Prime Fields - <i>Santosh Ghosh</i></li><li>● Study and Analysis of Power Optimization Techniques for Embedded Systems - <i>G. Indumathi and K V Ramakrishnan.</i></li><li>● Next Generation Smart Home Systems using Hardware Acceleration - <i>David Fuschelberger, Ioannis Pyrounakis, Anastasios Dagiuklas, Nikolaos Voros and Carlos Ribeiro</i></li><li>● Architectural Synthesis Frameworks on Distributed Register-File Microarchitecture Family - <i>Chia-I Chen and Juinn-Dar Huang</i></li><li>● Thermal Analysis of 3D stacked systems - <i>Kameswar Rao Vaddina, Amir-Mohammad Rahmani, Khalid Latif, Pasi Liljeberg and Juha Plosila</i></li></ul>	
7:00 – 8:00 pm	<b>CULTURAL PROGRAM</b>	
<b>TUESDAY July 5, 2011</b>		
8:30-9:30 am	<b>T1A :VLSI Circuits</b> <b>Chair: S. Aniruddhan</b> <a href="mailto:ani@ee.iitm.ac.in">ani@ee.iitm.ac.in</a> <ul style="list-style-type: none"><li>● A Proposed Output Buffer at 90 nm Technology with Minimum Signal Switching Noise at 83.3MHz - <i>Arnab Kumar Biswas, Anand Bulusu and Sudeb Dasgupta</i></li><li>● Design of a Low Power, High Speed Complementary Input Folded Regulated Cascode OTA for a Parallel Pipeline ADC - <i>Manas Kumar Hati and Tarun K. Bhattacharyya</i></li></ul>	<b>T1B: Reversible Logic</b> <b>Chair: Hafizur Rahaman, BESU</b> <a href="mailto:rahaman_h@yahoo.co.in">rahaman_h@yahoo.co.in</a> <ul style="list-style-type: none"><li>● ATPG for Reversible Circuits Using Simulation, Boolean Satisfiability, and Pseudo Boolean Optimization - <i>Robert Wille, Hongyan Zhang and Rolf Drechsler</i></li><li>● Design of a Reversible ALU based on Novel Programmable Reversible Logic Gate Structures - <i>Matthew Morrison and Nagarajan Ranganathan</i></li></ul>
9:35 – 11:00 am	<b>T1K: Chair: Vijaykrishnan Narayanan</b> <ul style="list-style-type: none"><li>● The Light at the end of the CMOS Tunnel – <i>Dr. Sani Nassif, IBM</i></li><li>● Scaling Product Execution: Addressing the Challenges of Growth</li></ul>	

– Dr. T. R. Ramachandran, LSI		
11:00 – 11:15am	TEA BREAK	
11:15 – 12:45 pm	<b>T2A: Clock Network design</b> Chair: Atsushi Takahashi <a href="mailto:atsushi@si.eei.eng.osaka-u.ac.jp">atsushi@si.eei.eng.osaka-u.ac.jp</a> <ul style="list-style-type: none"><li>● A Low-Power Low-Skew Current-Mode Clock Distribution Network in 90nm CMOS Technology - Naveen Kumar Kancharapu, Marshnil Dave, Maryam Shojaei Baghini and Dinesh K Sharma</li><li>● A Hybrid RF/Metal Clock Routing Algorithm to Improve Clock Delay and Routing - Zohre Mohammadi-Arfa and Ali Jahanian</li><li>● Layer-Aware Design Partitioning for Vertical Interconnect Minimization - Ya-Shih Huang, Yang-Hsiang Liu and Juinn-Dar Huang</li></ul>	<b>T2B: Verification</b> Chair: Virendra Singh, IISc <a href="mailto:virendra@computer.org">virendra@computer.org</a> <ul style="list-style-type: none"><li>● Requirement Evolution Management: A systematic approach - Ansuman Banerjee</li><li>● Equivalence Checking of Array-Intensive Programs - Chandan Karfa, Kunal Banerjee, Dipankar Sarkar and Chittaranjan Mandal</li><li>● Application of formal methods for system-level verification of Network on Chip - Vinitha Arakkonam Palaniveloo, Sowmya Arcot and Sridevan Parameswaran</li></ul>
12:45 – 1:30pm	LUNCH	
1:30 – 3:00 pm	<b>T3A: Low Power 1</b> Chair: Joerg Henkel <a href="mailto:henkel@kit.edu">henkel@kit.edu</a> <ul style="list-style-type: none"><li>● A Markov Performance Model for Buffered Protocol Design - Jing Cao and Albert Nymeyer</li><li>● Low Power Motion Estimation with Probabilistic Computing - Charvi Dhoot, Vincent Mooney, Lap Pui Chau and Shubhajit Roy Chowdhury</li><li>● Low Power Probabilistic Floating Point Multiplier Design - Aman Gupta, Satyam Mandavalli, Vincent J. Mooney, Keck-Voon Ling, Arindam Basu, Henry Johan and Budianto Tandianus</li></ul>	<b>T3B: Physical Design</b> Chair: Ricardo Reis <a href="mailto:reis@inf.ufrgs.br">reis@inf.ufrgs.br</a> <ul style="list-style-type: none"><li>● TSV-Aware Scan Chain Re-ordering for 3D ICs - Ayan Datta, Charudhattan Nagarajan and Susmita Sur Kolay</li><li>● Mitigating Partitioning, Routing, and Yield Concerns in 3D ICs by Multiplexing TSVs - Michael Buttrick and Sandip Kundu</li><li>● Lithography Constrained Placement and Post-Placement Layout Optimization for Manufacturability - Nishant Dhumane, Sudheendra K. Srivathsa and Sandip Kundu</li></ul>
3:15 – 9:00pm	TOUR & BANQUET	
WEDNESDAY July 6, 2011		
8:30-10:00 am	<b>W1A: Interconnect</b> Chair: Sridhar Rangarajan, IBM <ul style="list-style-type: none"><li>● A Simulation based Buffer Sizing Algorithm for Network on Chip - Anish Kumar, M. Pawan Kumar, Srinivasan, Murali, Kamakoti Veezhinathan, Luca Benini, and Giovanni De</li></ul>	<b>W1B: Security</b> Chair: N. Voros <a href="mailto:voros@teemail.gr">voros@teemail.gr</a> <ul style="list-style-type: none"><li>● Design of Unique and Reliable Physically Unclonable Functions based on Current Starved Inverter Chain - Raghavan Kumar, Vinay C Patil and Sandip Kundu</li><li>● Impact of Circuit Degradation on</li></ul>

	<p><i>Micheli</i></p> <ul style="list-style-type: none"> <li>● Minimization of Circuit Delay and Power through Gate Sizing and Threshold Voltage Assignment - <i>Shuzhe Zhou, Hailong Yao, Qiang Zhou and Yici Cai</i></li> <li>● Enhanced Redundant Via Insertion with Multi-Via Mechanisms - <i>Ting-Feng Chang, Tsang-Chi Kan, Shih-Hsien Yang and Shang-Jang Ruan</i></li> </ul>	<p>FPGA Design Security - <i>Han-Wei Chen, Suresh Srinivasan, Yuan Xie and Vijaykrishnan Narayanan</i></p> <ul style="list-style-type: none"> <li>● Towards Resilient Micro-Architectures: Datapath Reliability Enhancement using STT-MRAM - <i>Karthik Swaminathan, Ravindhiran Mukundarajan, Niranjana Soundararajan and Vijaykrishnan Narayanan</i></li> </ul>
10:00 – 10:15am	TEA BREAK	
10:15 – 11:10 am	<p>W1K: <b>Chair: Amar Mukherjee</b>  <a href="#">The Variability Expeditions: Exploring the Software Stack for Underdesigned Computing Machines – Prof. Rajesh Gupta, U. California at San Diego</a></p>	
11:15 – 12:45 pm	<p>W2A: Emerging Technologies  <b>Chair: V. Kamakoti</b></p> <ul style="list-style-type: none"> <li>● Metallic-CNT and Non-uniform CNTs Tolerant Design of CNFET-based Circuits using Independent N2-Transistor Structures - <i>Behnam Ghavami, Mohsen Raji and Hossein Pedram</i></li> <li>● On Screening Reliability Using Lithographic Process Corner Information Gleaned from Tester Measurements - <i>Vikram Suresh, Priyamvada Vijayakumar and Sandip Kundu</i></li> <li>● Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip - <i>Yaoyao Ye, Jiang Xu, Xiaowen Wu, Wei Zhang, Xuan Wang, Mahdi Nikdast, Zhehui Wang and Weichen Liu</i></li> </ul>	<p>W2B: System Level Synthesis  <b>Chair: TBA</b></p> <ul style="list-style-type: none"> <li>● A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC - <i>Weichen Liu, Jiang Xu, Xuan Wang, Yu Wang, Wei Zhang, Yaoyao Ye, Xiaowen Wu, Mahdi Nikdast and Zhehui Wang</i></li> <li>● Characterizing the L1 Data Cache's Vulnerability to Transient Errors in Chip-Multiprocessors - <i>Li Tang, Shuai Wang, Jie Hu and Xiaobo Sharon Hu</i></li> <li>● AIFSP: An Adaptive Instruction Flow Stream Processor - <i>Yaohua Wang, Shuming Chen, Jianghua Wan, Kai Zhang and Shenggang Chen</i></li> </ul>
12:45 – 1:30pm	LUNCH	
1:30 – 3:00 pm	<p>W3A: Low Power 2  <b>Chair: Sandip Kundu</b>  <a href="mailto:kundu@ecs.umass.edu">kundu@ecs.umass.edu</a></p> <ul style="list-style-type: none"> <li>● A Novel Binding Algorithm to Reduce Critical Path Delay During High Level Synthesis - <i>Sharad Sinha, Udit Dhawan, Siew Kei Lam and Thambipillai Srikanthan</i></li> <li>● Power Efficient Multiplexer using DLDFF Synchronous Counter – <i>P. Rajshekar and M. Malathi</i></li> </ul>	<p>W3B: High Level Synthesis  <b>Chair: Rajesh Gupta</b>  <a href="mailto:gupta@cs.ucsd.edu">gupta@cs.ucsd.edu</a></p> <ul style="list-style-type: none"> <li>● Improved Memory Architecture for Multicarrier Faster-than-Nyquist Iterative Decoder - <i>Deepak Dasalukunte, Fredrik Rusek and Viktor Owall</i></li> <li>● Application-Specific Energy Optimization of General-Purpose Datapath Interconnect - <i>Babak Hidaji, Salar Alipour, Kasyab Parmesh Subramaniyan and Per Larsson-Edefors</i></li> </ul>

	<ul style="list-style-type: none"> <li>● A Novel Evolutionary Technique for Multi-Objective Power, Area and Delay Optimization in High Level Synthesis of Datapaths – <i>D. S. Harish Ram, M. C. Bhuvaneswari and S. M. Logesh</i></li> </ul>	<ul style="list-style-type: none"> <li>● Design and Complexity Analysis of Reed Solomon Code Algorithm for Advanced RAID system in Quaternary Domain. – <i>Varun Vasudevan, Vinay Sheshadri, Sivarama Krishnan R. and Vasundara Patel K. S.</i></li> </ul>
3:05 – 4:00 pm	<p>WP1: Chair: <b>Madhu Mutyam</b></p> <ul style="list-style-type: none"> <li>● Application Mapping onto Mesh Structured Network-on-Chip using Particle Swarm Optimization – <i>Pradip Kumar Sahu, Putta Venkatesh, Sunilraju Gollapalli and Santanu Chattopadhyay</i></li> <li>● Pre-processing based Run-Time Mapping of Applications on NoC-based MPSoCs – <i>Samarth Kaushik, Amit Kumar Singh and Thambipillai Srikanthan</i></li> <li>● A Design Space Exploration Methodology for Application Specific MPSoC Design – <i>Amit Kumar Singh, Akash Kumar and Thambipillai Srikanthan</i></li> <li>● Flexible Router Placement with Link Length and Port Constraints for Application-Specific Network-on-Chip Synthesis – <i>Soumya J, Putta Venkatesh and Santanu Chattopadhyay</i></li> <li>● Intelligent On/Off Link Management for On-Chip Networks – <i>Andreas Savva, Theocharis Theocharides and Vassos Soteriou</i></li> </ul>	<p>WP2: Chair: <b>TBA</b></p> <ul style="list-style-type: none"> <li>● Low-Power, Energy-Efficient Full Adder for Deep-Submicron Design – <i>Mallikarjuna Rao Nimmagadda and Ajit Pal</i></li> <li>● Efficient VLSI Architectures for the Hadamard Transform Based on Offset-Binary Coding and ROM Decomposition – <i>B. Sandeep Kumar, Vikramkumar Pudi and K. Sridharan</i></li> <li>● A Prefix Based Reconfigurable Adder – <i>V. Chetan Kumar, P. Sai Phaneendra, S. Ershad Ahmed, Sreehari Veeramachaneni, N. Moorthy Muthukrishnan and M. B. Srinivas</i></li> <li>● Architectures for Simultaneous Coding and Encryption Using Chaotic Maps – <i>Amit Pande, Joseph Zambreno and Prasant Mohapatra</i></li> <li>● Low Power Asynchronous Sigma-Delta Modulator using Hysteresis Level Control – <i>Anita Arvind Deshmukh, Raghavendra Deshmukh and Rajendra Patrikar</i></li> </ul>
4:15 – 5:00 pm	Panel discussion/ Valedictory	