

ISVLSI 2014 Program Highlights

9th July 2014 (Wed)

1:00PM-- 1:30PM	Delegate Arrival and Registration	
1:30PM - - 2:00PM	Inaugural Event	
2:00PM - - 3:00PM	Session – 01 - Variation-Aware and Low-Power Design	Session – 02 - Hardware Security and Testing (SS)
3:00PM - - 4:00PM	Session – 03 - Advanced Circuit for Computing	Session – 04 - New Directions in Hardware Trust (SS)
4:00PM - - 5:00PM	Session – 05 - Memristive and 3-Dimensional Designs	Intentionally Left Blank
5:00PM - - 6:00PM	Session – 06 - Poster Session	Session – 07 - Ph. D. Forum

10th July 2014 (Thu)

8:00AM - 8:30AM	Registration, Breakfast	
8:30AM - 9:15AM	Plenary Talk -- 1	
9:15AM- 10:15AM	Session – 08 - Biomedical and Sensor Circuits	Session – 09 - Variability and Aging of Integrated Circuits (SS)
10:15AM- 11:15AM	Session – 10 - Memory and Oscillator Circuits	
11:15AM- 12:15PM	Session – 11 - Test Generation and Fault Diagnosis	Session – 12 - CAD for Verification & Debug
12:15PM - 1:45PM	Lunch	
1:45PM - - 2:30PM	Plenary Talk -- 2	
2:30PM - - 3:30PM	Session – 13 - CAD for Digital Systems	Session – 14 - Reaching Beyond Device Scaling: Post-CMOS Perspectives (SS)
3:30PM - - 4:30PM	Session – 15 - Sub-Power Circuit and 3D Architecture	Session – 16 - CAD for Emerging Memory Technologies (SS)
4:30PM - - 5:30PM	Session – 17 - FinFET and Optical Technology Based Design	Session – 18 – Dynamic Power Management
5:30PM - - 6:00PM	Break	
6:00PM - - 8:00PM	Symposium Banquet	

11th July 2014 (Fri)		
8:00AM - - 8:30AM	Registration, Breakfast	
8:30AM - - 9:15AM	Plenary Talk – 3	
9:15AM - -10:15AM	Session – 19 - Security and Error Tolerance in System Architecture	Session – 20 - VLSI for Big Data (SS)
10:15AM- 11:15AM	Session – 21 – Network-on-a-Chip (NoC) Based Systems	Session – 22 - CAD for Power Integrity
11:15AM- 12:15PM	Session – 23 - Secure and Trustworthy Embedded Systems (SS)	Session – 24 - Advanced Methods for Futuristic Systems
12:15PM - 1:45PM	Lunch	
1:45PM - - 2:30PM	Plenary Talk -- 4	
2:30PM - 3:30PM	Session – 25 - High-Reliability Design	Session – 26 - Reaching Beyond Device Scaling: CMOS Perspectives (SS)
3:30PM - 4:30PM	Session – 27 - Soft Error Analysis and Mitigation	Session – 28 - CAD Recent Developments on Partitioning
4:30PM - - 5:00PM	ISVLSI Closing Remarks	

ISVLSI 2014 Program Details

9th July 2014 (Wed)

1:00PM-- 1:30PM	Delegate Arrival and Registration	
1:30PM - - 2:00PM	Inaugural Event	
2:00PM - - 3:00PM	<p>Session – 01 - Variation-aware and low-power design - Chair: Shiyun Hu - <i>Michigan Technological University.</i></p>	<p>Session – 02 - Hardware Security and Testing (SS) - Chair: Huawei Li - <i>Chinese Academy of Sciences and Xiaoqing Wen - Kyushu Institute of Technology.</i></p>
	<p>Variation Aware Design of Post-Silicon Tunable Clock Buffer; Vikram Suresh and Wayne Burleson - <i>University of Massachusetts, Amherst.</i></p>	<p>Design-for-Security vs. Design-for-Testability: A Case Study on DFT Chain in Cryptographic Circuits; Yier Jin - <i>University of Central Florida.</i></p>
	<p>Framework of an Adaptive Delay-Insensitive Asynchronous Platform for Energy Efficiency; Liang Men, Brent Hollosi, and Jia Di - <i>University of Arkansas.</i></p>	<p>PUF Interfaces and their Security; Marten Van Dijk - <i>University of Connecticut.</i></p>
	<p>Regulator-Gating Methodology with Distributed Switched Capacitor Voltage Converters; Orhun Aras Uzun and Selcuk Kose - <i>University of South Florida, Tampa.</i></p>	<p>Post-Silicon Validation and Calibration of Hardware Security Primitives; Xiaolin Xu, Vikram Suresh, Raghavan Kumar, and Wayne Burleson - <i>University of Massachusetts, Amherst.</i></p>
3:00PM - - 4:00PM	<p>Session – 03 - Advanced Circuit for Computing - Chair: Hai (Helen) Li - <i>University of Pittsburgh.</i></p>	<p>Session – 04 - New Directions in Hardware Trust (SS) - Chair: Ramesh Karri - <i>Polytechnic Institute of New York University.</i></p>
	<p>Design of a Flexible, Energy Efficient (Auto)Correlator Block for Timing Synchronization; Fabio Campi - <i>Simon Fraser University, Canada,</i> Roberto Airoidi, and Jari Nurmi - <i>Tampere University of Technology, Finland.</i></p>	<p>A Chaos-based Arithmetic Logic Unit and Implications for Obfuscation; Garrett S. Rose - <i>Air Force Research Laboratory/RITA, Rome, USA.</i></p>
	<p>A Novel Class of Linear MIMO Detectors With Boosted Communications Performance: Algorithm and VLSI Architecture; Dominik Auras, Rainer Leupers, and Gerd Ascheid - <i>RWTH Aachen University, Germany.</i></p>	<p>Trust no one: Thwarting “heartbleed” attacks using privacy-preserving computation; Nektarios Georgios Tsoutsos - <i>NYU Polytechnic School of Engineering</i> and Michail Maniatakos - <i>NYU Abu Dhabi.</i></p>
	<p>Experiments with High Speed Parallel Cubing Units; Son Bui, James Stine, and Masoud Sadeghian - <i>Oklahoma State University.</i></p>	

4:00PM - - 5:00PM	<p>Session – 05 - Memristive and 3-Dimensional Designs - Chair: Sujay Deb, <i>Indraprastha Institute of Information Technology Delhi (IIIT Delhi), India.</i></p>	Intentionally Left Blank
	<p>A Weighted Sensing Scheme for ReRAM-based Cross-point Memory Array; Chenchen Liu and Hai Li - <i>University of Pittsburgh.</i></p>	
	<p>FuzzRoute: A Method For Thermally Efficient Congestion Free Global Routing in 3D ICs; Debashri Roy - <i>Bengal Engineering and Science University, Shibpur, India,</i> Prasun Ghosal, Saraju Mohanty - <i>University of North Texas.</i></p>	
	<p>Neuromemristive Extreme Learning Machines for Pattern Classification; Cory Merkel and Dhireesha Kudithipudi - <i>Rochester Institute of Technology.</i></p>	
5:00PM - - 6:00PM	<p>Session – 06 - Poster Session - Chair: Saraju P. Mohanty - <i>University of North Texas</i> and Sanjukta Bhanja - <i>University of South Florida.</i></p>	<p>Session – 07 - Ph. D. Forum - Chair: Michael Hübner - <i>Ruhr University Bochum, Germany.</i></p>
	<p>A New Walsh Hadamard Transform Architecture Using Current Mode Circuit; Swagata Bhattacharya - <i>Guru Nanak Institute of Technology, India,</i> Somsubhra Talapatra - <i>Aliah University, India.</i></p>	<p>Enabling Side Channel Secure FSMs in the presence of Low Power Requirements; Mike Borowczak - <i>The University of Cincinnati,</i> Ranga Vemuri - <i>The University of Cincinnati.</i></p>
	<p>A Transient-enhanced Capacitorless LDO Regulator With improved Error Amplifier; Suresh A, Patri Srihari Rao, KSR Krishna Prasad, and Saurabh Dixit - <i>NIT Warangal, India.</i></p>	<p>Dynamic Phase-based Optimization of Embedded Systems; Tosiron Adegbija - <i>University of Florida,</i> and Ann Gordon-Ross - <i>University of Florida.</i></p>
	<p>Memristor Crossbar Based Programmable Interconnects; Raqibul Hasan and Tarek M. Taha - <i>University of Dayton.</i></p>	<p>A Low-Cost and High-Performance Embeded System Architecture and An Evaluation Methodology; Xiaokun Yang - <i>Florida International University</i> and Jean Andrian - <i>Florida International University.</i></p>

<p>Automatic Handling of Conflicts in Synchronous Interpreted Time Petri Nets Implementation; H��l��ne Leroux - LIRMM, France, Karen Godary-Dejean - LIRMM, UM2, France, Guillaume Coppey - MXM-AXONIC, France, and David Andreu - LIRMM, France.</p>	<p>Exploring Kriging for Fast and Accurate Design Optimization of Nanoscale Analog Circuits; Oghenekarho Okobiah - University of North Texas, Saraju Mohanty - University of North Texas, and Elias Kougianos - University of North Texas.</p>
<p>Swarm Intelligence Driven Simultaneous Adaptive Exploration of Datapath and Loop Unrolling Factor during Area-Performance Tradeoff; Anirban Sengupta and Vipul Kumar Mishra - Indian Institute of Technology (IIT) Indore, India.</p>	<p>Exploration of Magnetic RAM based memory hierarchy for multicore architecture; Sophiane Senni - LIRMM, France.</p>
<p>Slicing Floorplans with Handling Symmetry and General Placement Constraints; Hongxia Zhou, Chiu-Wing Sham - The Hong Kong Polytechnic University, Hong Kong, and Hailong Yao - Tsinghua University.</p>	<p>Theory, Synthesis, and Application of Adiabatic and Reversible Logic Circuits For Security Applications; Matthew Morrison - University of South Florida, Tampa.</p>
<p>Physical vs. Physically-Aware Estimation Flow: Case Study of Design Space Exploration of Adders; Ivan Ratkovic - BSC, Spain, Oscar Palomar - Barcelona Supercomputing Center, Spain, Milan Stanic - Barcelona Supercomputing Center, Spain, Osman Unsal - Barcelona Supercomputing Center, Spain, Adrian Cristal - Barcelona Supercomputing Center, Spain, and Mateo Valero - BSC-Microsoft Research Center, Spain.</p>	<p>Intentionally Left Blank</p>
<p>Data Correlation Aware Serial Encoding for Low Switching Power On-Chip Communication; Somrita Ghosh - Bengal Engineering and Science University, Shibpur, India, Prasun Ghosal - University of North Texas, Nabanita Das - Indian Statistical Institute Kolkata, India, Saraju Mohanty - University of North Texas, and Oghenekarho Okobiah - University of North Texas.</p>	
<p>Computational Architectures based on Coupled Oscillators; Matthew J. Cotter - Pennsylvania State University, Yan Fang, Steven P. Levitan, Donald M. Chiarulli - University of Pittsburgh, and Vijaykrishnan Narayanan - The Pennsylvania State University.</p>	
<p>A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing; Avik Bose - Bengal Engineering and Science University, Shibpur, India, Prasun Ghosal - University of North Texas, and Saraju Mohanty - University of North Texas.</p>	

An Algorithm for Parallel Assay Operations in a Restricted Sized Chip in Digital Microfluidics; Debasis Dhal - Assam University, Silchar, India, Piyali Datta - University of Calcutta, India, Arpan Chakrabarty - University of Calcutta, India, Goutam Saha - North Eastern Hill University, India, and Rajat Kumar Pal - University of Calcutta, India.

Analytical Model for Inverter Design using Floating Gate Graphene Field Effect Transistors; Atul Kumar Nishad, Aditya Dalakoti, Ashish Jindal, Rahul Kumar, Somesh Kumar, and Rohit Sharma - IIT Ropar, India.

Modeling the Impact of TSVs on Average Wire Length in 3DICs using a Tier-Level Hierarchical Approach; Gopi Neela and Jeffrey Draper - University of Southern California.

Removing the Root of Trust: Secure Oblivious Key Establishment for FPGAs; Lei Xu and Weidong Shi - University of Houston.

Reconfigurable Dynamic Trusted Platform Module for Control Flow Checking; Sanjeev Das - Nanyang Technological University, Singapore, Wei Zhang - Hong Kong University of Science and Technology, Hong Kong, and Yang Liu - Nanyang Technological University, Singapore.

Patterned Heterogeneous CMPs: The Case for Regularity-Driven System-Level Synthesis; Nikita Nikitin and Magnus Jahre - NTNU, Norway.

Energy-Aware Thread Scheduling for Embedded Multi-Threaded Processors: Architectural Level Design and Implementation; Mahanama Wickramasinghe and Hui Guo - The University of New South Wales, Australia.

An Efficient Hardware Implementation of DVFS in Multi-Core System with Wireless Network-on-Chip; Hemanta Kumar Mondal, Sri Harsha Gade, and Sujay Deb - IIIT Delhi, India.

A Broadcast-Enabled Sensing System for Embedded Multi-core Processors; Jia Zhao, Shiting (Justin) Lu, Wayne Burleson, and Russell Tessier - University of Massachusetts, Amherst.

Session Based Core Test Scheduling for 3D SOCs; Surajit Kumar Roy, Payel Ghosh, Hafizur Rahaman, and Chandan Giri - Bengal Engineering & Science University, Shibpur, India.

On Designing Robust Path-Delay Fault Testable Combinational Circuits based on Functional Properties; Rupali Mitra, Debesh K. Das - Jadavpur University, India, and Bhargab B. Bhattacharya - Indian Statistical Institute, Kolkata, India.

Cost-Effective Test Optimized Scheme of TSV-Based 3D SoCs for Pre-bond Test; Kele Shen, Dong Xiang, and Zhou Jiang - Tsinghua University, China.

Impact of Process Variations on Reliability and Performance of 32-nm 6T SRAM at Near Threshold Voltage; Lingbo Kou and William Robinson - Vanderbilt University.

A Low-power Enhanced Bitmask-dictionary Scheme for Test Data Compression; Vahid Janfaza, Payman Behnam, Bahjat Forouzandeh, and Bijan Alizadeh - University of Tehran, Iran.

A Delay Probability Metric for Input Pattern Ranking Under Process Variation and Supply Noise; Anu Asokan, Aida Todri-Saniai, Alberto Bosio, Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, and Arnaud Virazel - LIRMM-University of Montpellier II/CNRS, France.

10th July 2014 (Thu)

8:00AM - - 8:30AM	Registration, Breakfast	
8:30AM - - 9:15AM	Plenary Talk -- 1 Title: Variability-Resistant HW/SW Stack Through Improved Sensing Speaker: Rajesh K. Gupta, University of California, San Diego Chair: N. Ranganathan, University of South Florida	
9:15AM - - 10:15AM	Session – 08 - Biomedical and sensor circuits - Chair: Selçuk Köse, University of South Florida.	Session – 09 - Variability and Aging of Integrated Circuits (SS) - Chair: Xin Li, Carnegie Mellon University and Jose Pineda de Gyvez, NXP Semiconductors.
	A Low-Noise Variable-Gain Amplifier for in-Probe 3D Imaging Applications Based on CMUT Transducers; Hourieh Atarzadeh and Trond Ytterdal - NTNU, Norway.	Variation-aware Analysis and Test Pattern Generation Based on Functional Faults; Masahiro Fujita - University of Tokyo, Japan.
	A CMOS Temperature Sensor with - 0.34°C to 0.27°C Inaccuracy from - 30°C to 80°C; Hai Chi and Tom Chen - Colorado State University.	Where is the Achilles Heel under Circuit Aging; Ketul Sutaria, Athul Ramkumar, Rongjun Zhu, and Yu Cao - Arizona State University.
	A Compact CMOS Ring Oscillator with Temperature and Supply Compensation for Sensor Applications; Yanmei Wang, Pak Kwong Chan, and King Ho Li - Nanyang Technological University, Singapore.	
10:15AM -- 11:15AM	Session – 10 - Memory and Oscillator circuits - Chair: Jia Di, University of Arkansas.	Session 09 - Contd.
	FinCACTI: Architectural Analysis and Modeling of Caches with Deeply-scaled FinFET Devices; Alireza Shafaei, Yanzhi Wang, Xue Lin, and Massoud Pedram – University of Southern California.	Chip Health Monitoring Using Machine Learning; Farshad Firouzi - Karlsruhe Institute of Technology, Germany, Fangming Ye, Krishnendu Chakrabarty - Duke University, and Mehdi B. Tahoori - Karlsruhe Institute of Technology, Germany.
	Independently-Controlled-Gate FinFET 6T SRAM Cell Design for Leakage Current Reduction and Enhanced Read Access Speed; Kaisheng Ma, Huichu Liu, Yang Xiao, Yang Zheng, Xueqing Li, Sumeet Kumar Gupta, Yuan Xie, and Vijaykrishnan Narayanan - Pennsylvania State University.	Toward Holistic Modeling, Margining and Tolerance of IC Variability; Andrew B. Kahng - University of California, San Diego.

	A Low-Voltage Low-Power LC Oscillator Using the Diode-Connected SymFET; Xueqing Li, Wei-Yu Tsai, Huichu Liu, Suman Datta, and Vijaykrishnan Narayanan - <i>Pennsylvania State University.</i>	
11:15AM – 12:15PM	Session – 11 - Test Generation and Fault Diagnosis - Chair: Wei Wang, <i>Hefei University of Technology</i> and Russell Tessier, <i>University of Massachusetts, Amherst.</i>	Session – 12 - CAD for Verification & Debug - Chair: Pierre-Emmanuel Gaillardon - <i>EPFL, Lausanne, Switzerland</i> and Chandan Giri - <i>Indian Institute of Engineering Science & Technology, Shibpur, India.</i>
	FDPIC: Generation of Functional Test Sequences Based on Fault-Dependent Primary Input Cubes; Irith Pomeranz - <i>Purdue University.</i>	Layout-aware Selection of Trace Signals for Post-Silicon Debug; Prateek Thakyal and Prabhat Mishra - <i>University of Florida.</i>
	OBO: An Output-By-Output Scoring Algorithm for Fault Diagnosis; Irith Pomeranz - <i>Purdue University.</i>	Configurable Architecture for Double / Two-Parallel Single Precision Floating Point Division; Manish Kumar Jaiswal, Ray C.C. Cheung - <i>City University of Hong Kong, Hong Kong</i> , M. Balakrishnan, and Kolin Paul - <i>IIT Delhi, India.</i>
	Diagnosis of Gate Delay Faults in the Presence of Clock Delay Faults; Yoshinobu Higami, Hiroshi Takahashi, Shin-Ya Kobayashi - <i>Ehime University, Japan</i> , and Kewal K. Saluja – <i>University of Wisconsin, Madison.</i>	Effective Combination of Algebraic Techniques and Decision Diagrams to Formally Verify Large Arithmetic Circuits; Farimah Farahmandi - <i>University of Florida</i> , Bijan Alizadeh, and Zain Navabi - <i>University of Tehran, Iran.</i>
12:15PM -- 1:45PM	Lunch	
1:45PM - - 2:30PM	Plenary Talk -- 2 Title: Exploring the Beyond CMOS Options for Energy Efficient Computation Speaker: Ian A. Young, Intel Corporation Chair: Sanjukta Bhanja, University of South Florida	
2:30PM - - 3:30PM	Session – 13 - CAD for Digital Systems - Chair: Hao Zheng - <i>University of South Florida</i> and Nicolas Sklavos - <i>Technological Educational Institute of Western Greece, Greece.</i>	Session – 14 - Reaching Beyond Device Scaling: Post-CMOS Perspectives (SS) - Chair: Ashok Srivastava - <i>Louisiana State University</i>

	<p>Improving GA-based NoC mapping algorithms using a formal model; Vinitha Arakkonam Palaniveloo, Jude Angelo Ambrose, and Arcot Sowmya - <i>University of New South Wales, Australia.</i></p>	<p>Buffering Single-Walled Carbon Nanotubes Bundle Interconnects for Timing Optimization; Lin Liu, Yuchen Zhou, and Shiyan Hu - <i>Michigan Technological University, Houghton.</i></p>
	<p>Simultaneous Two-Dimensional Cell Layout Compaction Using MILP with ASTRAN; Adriel Mota Ziesemer Junior, and Ricardo Augusto da Luz Reis - <i>UFRGS, Brazil.</i></p>	<p>Characterization of MWCNT VLSI Interconnects with Self-heating Induced Scatterings; K. M. Mohsin, Ashok Srivastava - <i>Louisiana State University</i>, Ashwani K. Sharma, and Clay Mayberry - <i>Air Force Research Laboratory, KAFB.</i></p>
	<p>Function Extraction from Arithmetic Bit-level Circuits; Maciej Ciesielski, Walter Brown, Duo Liu - <i>University of Massachusetts Amherst</i>, and Andre Rossi - <i>Universite de Bretagne Sud, Lorient, France.</i></p>	<p>High Mobility n and p Channels on Gallium Arsenide and Silicon Substrates using Interfacial Misfit Dislocation Arrays; Darryl Shima and Ganesh Balakrishnan - <i>University of New Mexico.</i></p>
3:30PM - 4:30PM	<p>Session – 15 - Sub-Power Circuit and 3D Architecture - Chair: Yoshinobu Higami, <i>Ehime University</i> and William H. Robinson, <i>Vanderbilt University.</i></p>	<p>Session – 16 - CAD for Emerging Memory Technologies (SS) - Chair: Aida Todri-Sanial, <i>CNRS – LIRMM / Université Montpellier 2, France</i> and Vasilis Pavlidis – <i>University of Manchester, UK.</i></p>
	<p>Linear Compositional Delay Model for the Timing Analysis of Sub-Powered Combinational Circuits; Jiaoyan Chen, Christian Spagnol, Satish Grandhi, Emanuel Popovici - <i>University College Cork, Ireland</i>, Sorin Cotofana - <i>Delft University of Technology, Netherlands</i>, and Alexandru Amaricai - <i>Universitatea Politehnica Timisoara, Ireland.</i></p>	<p>Computing with Spin-Transfer-Torque Devices: Prospects and Perspectives; Kaushik Roy, Mrigank Sharad, Deliang Fan, and Karthik Yogendra - <i>Purdue University.</i></p>
	<p>2D to 3D Test Pattern Retargeting using IEEE P1687 based 3D DFT Architectures; Yassine Fkih - <i>LIRMM/CEA, France</i>, Pascal Vivet - <i>CEA-LETI, France</i>, Bruno Rouzeyre - <i>LIRMM. Univ. Montpellier 2, France</i>, Marie-Lise Flottes - <i>LIRMM, France</i>, Giorgio Di Natale - <i>LIRMM, France</i>, and Juergen Schloeffel - <i>Mentor Graphics, Germany.</i></p>	<p>Unlocking Controllable-Polarity Transistors Opportunities by Exclusive OR and Majority Logic Synthesis; Pierre-Emmanuel Gaillardon, Luca Gaetano Amarù, and Giovanni De Micheli - <i>EPFL, Switzerland.</i></p>

	<p>HARS : A High-Performance Reliable Routing Scheme for 3D NoCs; Jun Zhou, Huawei Li - <i>Institute of Computing Technology, Chinese Academy of Sciences, China</i>, Yuntan Fang - <i>Institute of Computing Technology, Chinese Academy of Sciences & Swiss Federal Institute of Technology in Lausanne, China</i>, Tiancheng Wang - <i>Institute of Computing Technology, Chinese Academy of Sciences, China</i>, Yuanqing Cheng - <i>Beihang University, China</i>, and Xiaowei Li - <i>Institute of Computing Technology, Chinese Academy of Sciences, China</i>.</p>	<p>Memristor Modeling — Static, Statistical, and Stochastic Methodologies; Hai (Helen) Li, Miao Hu - <i>University of Pittsburgh</i>, Chuandong Li and Shukai Duan - <i>Southwest University</i>.</p>
4:30PM - - 5:30PM	<p>Session – 17 - FinFET and Optical Technology Based Design - Chair: Garrett S. Rose - <i>Air Force Research Laboratory/RITA, Rome, USA</i> and Nezhil Pala - <i>Florida International University</i>.</p>	<p>Session – 18 – Dynamic Power Management - Chair: Dhireesha Kudithipudi - <i>Rochester Institute of Technology</i> and Jia Di - <i>University of Arkansas</i>.</p>
	<p>Mach-Zehnder Interferometer based all Optical Reversible Carry-Lookahead Adder; Pratik Dutta, Chandan Bandyopadhyay, Chandan Giri, and Hafizur Rahaman - <i>Bengal Engineering and Science University, Shibpur, India</i>.</p>	<p>A Feedback, Runtime Technique for Scaling the Frequency in GPU Architectures; Yue Wang and Nagarajan Ranganathan - <i>University of South Florida, Tampa</i>.</p>
	<p>Performance Improvement with Dedicated Transistor Sizing for MOSFET and FinFET Devices; Gracieli Posser - <i>Universidade Federal do Rio Grande do Sul, Brazil</i>, Jozeanne Belomo, Cristina Meinhardt, and Ricardo Reis - <i>UFRGS, Brazil</i>.</p>	<p>Reducing Energy per Instruction via Dynamic Resource Allocation and Voltage and Frequency Adaptation in Asymmetric Multicores; Arunachalam Annamalai - <i>Advanced Micro Devices</i>, Rance Rodrigues - <i>Nvidia Corporation</i>, Israel Koren, and Sandip Kundu - <i>University of Massachusetts, Amherst</i>.</p>
	<p>5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near- and Super-Threshold Voltage Regimes; Qing Xie, Xue Lin, Yanzhi Wang, Mohammad Javad Dousti, Alireza Shafaei, Majid Ghasemi-Gol, and Massoud Pedram - <i>University of Southern California</i>.</p>	<p>System-Level Power and Energy Estimation Methodology for Open Multimedia Applications Platforms; Santhosh Kumar Rethinagiri, Oscar Palomar, Javier Arias Moreno, Osman Unsal, Adrian Cristal, - <i>BSC-Microsoft Research Center, Spain</i>, and Morteza Biglari-Abhari - <i>University of Auckland</i>.</p>
5:30PM - - 6:00PM	Break	
6:00PM - - 8:00PM	Symposium Banquet	

11th July 2014 (Fri)

8:00AM - - 8:30AM	Registration, Breakfast	
8:30AM - - 9:15AM	<p>Plenary Talk – 3</p> <p>Title: Novel Low Power Transistors in 2D Dirac Materials: Graphene and Topological Insulators</p> <p>Speaker: Sanjay Banerjee, University of Texas at Austin</p> <p>Chair: Manuel D’Abreu, SanDisk Corporation</p>	
9:15AM - - 10:15AM	<p>Session – 19 - Security and Error Tolerance in System Architecture - Chair: Sanjukta Bhanja - <i>University of South Florida, Tampa.</i></p>	<p>Session – 20 - VLSI for Big Data (SS) - Chair: Theocharis Theocharides, <i>University of Cyprus, Cyprus</i> and Madhu Mutyam, <i>Indian Institute of Technology, Madras, India.</i></p>
	<p>Robustness Analysis of Real-Time Scheduling Against Differential Power Analysis Attacks; Ke Jiang - <i>Linköping University, Sweden</i>, Lejla Batina - <i>Radboud University Nijmegen, Netherlands</i>, Petru Eles, and Zebo Peng - <i>Linköping University, Sweden.</i></p>	<p>Achieving High-Performance Video Analytics with Lightweight Cores and a Sea of Hardware Accelerators; Kevin M. Irick - <i>SiliconScapes LLC, USA</i>, and Nandhini Chandramoorthy, <i>Pennsylvania State University.</i></p>
	<p>Moving Network Protection from Software to Hardware: an Energy Efficiency Analysis; André Luiz Pereira de França, Ricardo Pereira Jasinski, Volnei Antonio Pedroni - <i>UTFPR, Brazil</i>, and Altair Olivo Santin - <i>PUCPR, Brazil.</i></p>	<p>Low Power and Scalable Many-Core Architecture for Big-Data Stream Computing; Karim Kanoun, Martino Ruggiero, David Atienza - <i>EPFL, Switzerland</i>, and Mihaela Van der Schar, <i>University of California, Los Angeles.</i></p>
		<p>Big Data Processing with FPGA Supercomputers: Opportunities and Challenges; Apostolos Dollas - <i>Technical University of Crete, GREECE.</i></p>
10:15AM -- 11:15AM	<p>Session – 21 - Network-on-a-Chip (NoC) Based Systems - Chair: Prasun Ghosal, <i>University of North Texas & Indian Institute of Engineering Science and Technology, Shibpur, India.</i></p>	<p>Session – 22 - CAD for Power Integrity - Chair: Theocharis Theocharides, <i>University of Cyprus, Cyprus</i></p>
	<p>A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-based MPSoCs; Zhe Wang, Weichen Liu, Jiang Xu - <i>HKUST, Hong Kong</i>, Bin Li, Ravi Iyer, Ramesh Illikkal - <i>Intel, USA</i>, Xiaowen Wu, Wai Ho Mow, and Wenjing Ye - <i>HKUST, Hong Kong.</i></p>	<p>High Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design; Can Sitik, Leo Flippini - <i>Drexel University</i>, Emre Salman - <i>Stony Brook University</i>, and Baris Taskin - <i>Drexel University.</i></p>

	<p>Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip; Bharath Phanibhushana and Sandip Kundu - <i>University of Massachusetts, Amherst.</i></p>	<p>Glitch Power Reduction via Clock Skew Scheduling; Arunkumar Vijayakumar and Sandip Kundu - <i>University of Massachusetts, Amherst.</i></p>
	<p>Towards an Effective Utilization of Partially Defected Interconnections in 2D Mesh NoCs; Changlin Chen - <i>TU Delft, Netherlands</i> and Sorin D. Cotofana - <i>Delft University of Technology, Netherlands.</i></p>	<p>On maximizing decoupling capacitance of clock-gated logic for robust power delivery; Arunkumar Vijayakumar, Vinay C Patil and Sandip Kundu - <i>University of Massachusetts, Amherst.</i></p>
11:15AM – 12:15PM	<p>Session – 23 - Secure and Trustworthy Embedded Systems (SS) - Chair: Mahadevan Gomathisankaran, <i>University of North Texas.</i></p>	<p>Session – 24 - Advanced Methods for Futuristic Systems - Chair: Sandip Kundu, <i>University of Massachusetts, Amherst.</i></p>
	<p>Towards Secure Analog Designs: A Secure Sense Amplifier Using Memristors; David H. K. Hoe - <i>The University of Texas at Tyler,</i> Jeyavijayan Rajendran - <i>New York University,</i> and Ramesh Karri - <i>Polytechnic Institute of New York University.</i></p>	<p>LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches; Sparsh Mittal - <i>Oak Ridge National Laboratory, USA,</i> Jeffrey S. Vetter - <i>ORNL and Georgia Tech,</i> and Dong Li - <i>Oak Ridge National Laboratory, USA.</i></p>
	<p>Glitch Resistant Private Circuits Design using HORNS; Mahadevan Gomathisankaran - <i>University of North Texas</i> and Akhilesh Tyagi - <i>Iowa State University.</i></p>	<p>A Reconfigurable Architecture for QR Decomposition Using A Hybrid Approach; Xinying Wang, Phillip Jones, and Joseph Zambreno - <i>Iowa State University.</i></p>
	<p>Towards Making Private Circuits Practical: DPA Resistant Private Circuits; Jungmin Park - <i>Iowa State University</i> and Akhilesh Tyagi - <i>Iowa State University.</i></p>	<p>An Improved Thermal Model for Static Optimization of Application Mapping and Scheduling in Multiprocessor System-on-Chip; Juan Yi, Weichen Liu, Weiwen Jiang - <i>Chongqing University, China,</i> Mingwen Qin, - <i>The Hong Kong Polytechnic University, Hong Kong,</i> Lei Yang, Duo Liu, Chunming Xiao, Luelue Du, and Edwin H. M. Sha - <i>Chongqing University, China.</i></p>
12:15PM -- 1:45PM	Lunch	
1:45PM - 2:30PM	<p>Plenary Talk -- 4</p> <p>Title: Some Future Dimensions in Scaling</p> <p>Speaker: Phil Emma, IBM Thomas J. Watson Research Center, NY</p> <p>Chair: Saraju P. Mohanty, University of North Texas</p>	

	<p>Session – 25 - High-Reliability Design - Chair: Yier Jin, <i>University of Central Florida</i> and Santhosh Kumar Rethinagiri, <i>BSC-Microsoft Research Center</i>.</p>	<p>Session – 26 - Reaching Beyond Device Scaling: CMOS Perspectives (SS) - Chair: Shiyan Hu, <i>Michigan Technological University</i></p>
2:30PM - - 3:30PM	<p>Impact of Cluster Size on Routability, Testability and Robustness of a Cluster in a Mesh FPGA; Saif Ur Rehman - <i>TIMA Laboratory, France</i>, Adrien Blanchardon - <i>Sorbonne University, France</i>, Arwa Ben Dhia - <i>Institut TELECOM, France</i>, Mounir Benabdenbi - <i>TIMA Laboratory, France</i>, Roselyne Chotin-Avot - <i>Sorbonne University, France</i>, Lirida Naviner - <i>Institut TELECOM, France</i>, Lorena Anghel - <i>TIMA Laboratory, France</i>, Habib Mehrez - <i>Sorbonne University, France</i>, Emna Amouri - <i>Institut TELECOM, France</i>, and Zied Marrakchi - <i>FLEXRAS Technologies, France</i>.</p>	<p>“Green” On-Chip Inductors in Three-Dimensional Integrated Circuits; Umamaheswara Rao Tida, Varun Mittapalli - <i>Missouri University of Science and Technology</i>, Cheng Zhuo - <i>Intel, USA</i>, and Yiyu Shi - <i>Missouri University of Science and Technology</i>.</p>
	<p>SET Susceptibility Analysis of Clock Tree and Clock Mesh Topologies; Raul Chipana - <i>UFRGS, Brazil</i> and Fernanda Lima Kastensmidt - <i>Universidade Federal do Rio Grande do Sul - UFRGS, Brazil</i>.</p>	<p>Mitigating NBTI Degradation on FinFET GPUs through Exploiting Device Heterogeneity; Ying Zhang, Sui Chen, Lu Peng, and Shaoming Chen - <i>Louisiana State University</i>.</p>
	<p>Processor Design with Asymmetric Reliability; Zheng Wang - <i>RWTH-Aachen University, Germany</i>, Goutam Paul - <i>Indian Statistical Institute Kolkata, India</i>, and Anupam Chattopadhyay - <i>RWTH Aachen University, Germany</i>.</p>	<p>Multi-level, Memory-based Logic using CMOS Technology; Indira Priyadarshini Dugganapally, Steve E. Watkins - <i>Missouri University of Science and Technology</i>, and Benjamin Cooper - <i>CMC Technologies</i>.</p>
3:30PM - - 4:30PM	<p>Session – 27 - Soft Error Analysis and Mitigation - Chair: Fabio Campi, <i>Simon Fraser University</i> and Dominik Auras, <i>RWTH Aachen University</i>.</p>	<p>Session – 28 - CAD recent developments on Partitioning - Chair: Aida Todri-Sanial - <i>LIRMM/CNRS, France</i> and Patrick Girard - <i>LIRMM/CNRS, France</i>.</p>
	<p>Alternative Standard Cell Placement Strategies for Single-Event Multiple-Transient Mitigation; Bradley T. Kiddie and William H. Robinson - <i>Vanderbilt University</i>.</p>	<p>A Fast Hypergraph Bipartitioning Algorithm; Wenzan Cai - <i>CUHK, Hong Kong</i>, Evangeline F. Y. Young - <i>The Chinese University of Hong Kong, Hong Kong</i>.</p>

	<p>Methodical Design Approaches to Radiation Effects Analysis and Mitigation in Flip-flop Circuits; Lawrence T. Clark and Sandeep Shambhulingaiah - <i>Arizona State University.</i></p>	<p>A Graph-Based 3D IC Partitioning Technique; Sabyasachee Banerjee, Subhashis Majumder - <i>Heritage Institute of Technology, India,</i> and Bhargab B. Bhattacharya - <i>ISI Kolkata, India.</i></p>
	<p>Low Power Soft Error Tolerant Macro Synchronous Micro Asynchronous Pipeline; Faiq Khalid Lodhi - <i>NUST SEecs, Pakistan,</i> Syed Rafay Hasan - <i>Tennessee Tech University, USA,</i> Osman Hasan - <i>National University of Sciences and Technology (NUST), Pakistan,</i> Falah Awwad - <i>United Arab Emirates University, UAE.</i></p>	<p>Parallel Multi-core Verilog HDL Simulation using Domain Partitioning; Tariq B. Ahmad and Maciej Ciesielski - <i>University of Massachusetts, Amherst.</i></p>
<p>4:30PM - - 5:00PM</p>	<p>ISVLSI Closing Remarks</p>	

