

ISVLSI 2017 Program Outline						
Monday, July 3rd 2017	8:30 AM	-	9:30 AM	Keynote # 1		
	9:30 AM	-	10:00 AM	Coffee Break	Coffee Break	Coffee Break
	10:00 AM	-	12:00 PM	Session 01: Digital Circuits and FPGA based Designs I	Session 02: Emerging and Post-CMOS Technologies I	Session 03: System Design and Security I
	12:00 PM	-	1:00 PM	Lunch		
	1:00 PM	-	3:00 PM	Session 04: Digital Circuits and FPGA based Designs II	Session 05: Emerging and Post-CMOS Technologies II	Session 06: System Design and Security II
	3:00 PM	-	3:30 PM	Coffee Break	Coffee Break	Coffee Break
	3:30 PM	-	5:00 PM	Session 07: Digital Circuits and FPGA based Designs III	Session 08: Student Research Forum	Session 09: System Design and Security III
	6:00 PM	-	8:00 PM	Welcome Reception		
Tuesday, July 4th 2017	8:30 AM	-	9:30 AM	Keynote # 2		
	9:30 AM	-	10:00 AM	Coffee Break	Coffee Break	Coffee Break
	10:00 AM	-	12:00 PM	Session 10: Testing, Reliability, and Fault-Tolerance I	Session 11: Research Projects	Session 12: System Design and Security IV
	12:00 PM	-	1:00 PM	Lunch		
	1:00 PM	-	2:00 PM	ISVLSI Steering Committee Meeting		
	2:00 PM	-	4:00 PM	Distinguished Lecture		
	2:00 PM	-	4:00 PM	Session 13: Testing, Reliability, and Fault-Tolerance II	Session 14: Computer-Aided Design and Verification I	Session 15: System Design and Security V
	4:00 PM	-	5:00 PM	Poster Session		
6:00 PM	-	9:00 PM	Rhine Boat Trip			
Wednesday, July 5th 2017	8:30 AM	-	9:30 AM	Keynote # 3		
	9:30 AM	-	10:00 AM	Coffee Break	Coffee Break	Coffee Break
	10:00 AM	-	12:00 PM	Session 16: Analog and Mixed-Signal Circuits I	Session 17: Computer-Aided Design and Verification II	Special Session 01: Post CMOS Computing - Emerging Technologies and Design Issues
	12:00 PM	-	1:00 PM	Lunch		
	1:00 PM	-	3:00 PM	Session 18: Analog and Mixed-Signal Circuits II	Special Session 02: Emerging Computing Paradigms for Energy-Efficient and Secure IoT Devices	Special Session 03: Adaptive Circuits and Systems for Machine Intelligence: The role of adaptive circuits and systems in emerging intelligent systems and networks
	3:00 PM	-	3:30 PM	Coffee Break	Coffee Break	Coffee Break
	3:30 PM	-	5:30 PM	Session 19: Analog and Mixed-Signal Circuits III	Special Session 04: Emerging and Secured Applications of IoT (Internet of Things)	Special Session 05: Innovation in Memory Technologies and Their Applications
	5:30 PM	-	6:00 PM	Closing Remarks and Award Ceremony		

KEYNOTE 1

Monday, July 3rd 2017

8:30 – 9:30

Chair: Mircea Stan

Electronic circuit design for the smart world era



Prof. Georges Gielen

University of Leuven

Summary

The relentless progress of nanoelectronics and semiconductor technology fuel the technological revolution towards a smart world that immersively impacts our daily life, work and play. Proactive healthcare monitoring, wellbeing comforting, cloud-based services, autonomous driving, industry 4.0, etc. are but a few examples. After introducing the broader context, this keynote will focus on core challenges and possible solution paths to the design of electronic circuits for these emerging applications. Design techniques and circuit solutions will be presented towards high energy efficiency, low cost and high robustness. This will be illustrated with some practical IC design examples for sensor-based applications.

KEYNOTE 2

Tuesday, July 4th 2017

8:30 – 9:30

Chair: Michael Hübner

History and Future of Megatrends in EDA industry



Mr Jens C. Werner

Vice President, Cadence, Field Engineering EMEA

Speaker Bio

Mr. Werner joined Cadence in 1992 as an Application Engineer in Munich. His career with Cadence has spanned 25 years where he has held a variety of engineering and leadership roles in Field Engineering and Services. In 2010, he was appointed leader of the Technical Field Engineering team in EMEA. Prior to his current position, Mr. Werner co-led the VCAD services team in EMEA, built up the Services presence in the Asia Pacific region and headed the global Services Business Program Management team. Mr. is instrumental in driving the development of new capabilities in the Field Engineering team EMEA and has established a program to strengthen the team by hiring experienced industry talent as well as recent graduates. He is customer focused and firmly believes the customer should always be the number one priority.

Mr. Werner has over 25 years of experience in electronics and engineering. His areas of expertise include leadership, problem solving, semiconductors, integrated circuits and systems. Prior to joining Cadence Design Systems, Mr. Werner worked as a design engineer for Nanotron Technologies. Attributing his success to his leadership abilities together with his in-depth knowledge of the electronics industry, Mr. Werner enjoys working with productive and innovative teams. He became involved in his profession due to studying Microelectronics in college and was attracted to the fast-paced nature of the industry. Mr. Werner received a Master's degree in Microelectronics from the Technical University of Berlin. He is also affiliated with ACM and IEEE. Cadence Design Systems enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.

DISTINGUISHED LECTURE

Tuesday, July 4th 2017

13:00 – 14:00

Chair: Ricardo Reis

Pushing the Limits of Technology, Circuit and Applications for Sub-nm Low Power Design



Dr. Rajiv Joshi

Summary

Power has become the key driving force in processor design as the frequency scale-up is reaching saturation. In order to achieve low power system circuit and technology co-design is essential. This talk focuses on related technology and important circuit techniques for nanoscale VLSI circuits. Achieving low power and high performance simultaneously is always difficult. Technology has seen major shifts from bulk to SOI and then to non-planar devices such as FinFET and Trigates.

This talk consists of pros and cons analysis on technology from power perspective and various techniques to exploit lower power. As the technology pushes towards sub-22nm era, process variability and geometric variation in devices can cause variation in power. The reliability also plays an important role in the power-performance envelope. This talk also reviews the methodology to capture such effects and describes all the power components. All the key areas of low power optimization such as reduction in active power, leakage power, short circuit power and collision power are covered. Usage of clock gating, power gating, longer channel, multi-Vt design, stacking, header-footer device techniques and other innovative methods are described for logic and memory. Low power memories are essential part of neural networks and the talk will describe some of these memories slated for machine learning. Finally the talk summarizes key challenges in achieving low power.

Speaker Bio

Dr. Rajiv V. Joshi is a research staff member and key technical lead at T. J. Watson research center, IBM. He received his B.Tech I.I.T (Bombay, India), M.S (M.I.T) and Dr. Eng. Sc.

(Columbia University). His novel interconnects processes and structures for aluminum, tungsten and copper technologies which are widely used in IBM for various technologies from sub-0.5 μ m to 14nm. He has led successfully predictive failure analytic techniques for yield prediction and also the technology-driven SRAM at IBM Server Group. He commercialized these techniques. He received 3 Outstanding Technical Achievement (OTAs), 3 highest Corporate Patent Portfolio awards for licensing contributions, holds 58 invention plateaus and has over 225 US patents and over 350 including international patents. He has authored and co-authored over 185 papers. He received the Best Editor Award from IEEE TVLSI journal. He is recipient of 2015 BMM award. He is inducted into New Jersey Inventor Hall of Fame in Aug 2014 along with pioneer Nikola Tesla. He is a recipient of 2013 IEEE CAS Industrial Pioneer award and 2013 Mehboob Khan Award from Semiconductor Research Corporation. He is a member of IBM Academy of technology. He served as a Distinguished Lecturer for IEEE CAS and EDS society. He is IEEE, ISQED and World Technology Network fellow and distinguished alumnus of IIT Bombay. He is in the Board of Governors for IEEE CAS. He serves as an Associate Editor of TVLSI. He served on committees of ISLPED (Int. Symposium Low Power Electronic Design), IEEE VLSI design, IEEE CICC, IEEE Int. SOI conference, ISQED and Advanced Metallization Program committees. He served as a general chair for IEEE ISLPED. He is an industry liaison for universities as a part of the Semiconductor Research Corporation. Also he is in the industry liaison committee for IEEE CAS society.

KEYNOTE 3

Wednesday, July 5th 2017

8:30 – 9:30

Chair: Nikolaos Voros

What About Increasing the Functionality of Devices Rather Than Scaling Them?



Pierre-Emmanuel Gaillardon, PhD

University of Utah

Summary

Exploiting unconventional physical properties, several nanodevices showed an alternative to Moore's Law by the increase of their functionality rather than the pure scaling. Innovative device behaviors transduce to new circuit/architecture opportunities. Here, we will introduce Three-Independent-Gate Field Effect Transistors (TIGFETs), a novel class of computation devices, that can, depending on the bias applied to its gate, achieve different modes of operations usually not achievable in a single device. The demonstrated modes of operations are (i) the dynamic reconfiguration of the device polarity; (ii) the dynamic control of the threshold voltage; and (iii) the dynamic control of the subthreshold slope beyond the thermal limit (with a measured steep slope of 6mV/dec over 5 decades of current). I will show both a silicon-based process route and a 2D approach based on WSe2 crystals. Such properties are highly desirable for logic computation. For instance, controllable-polarity devices are logical bi-conditional on both gate values and enable a compact realization of XOR-based logic functions, which are not implementable in CMOS in a compact form. Hyper regular architectures and new EDA tools are then needed to leverage the intrinsic properties of controllable-polarity devices from an application perspective. In this talk, I will cover the different aspects of the design with TIG devices ranging from device fabrication to logic synthesis tools, emphasizing on the importance for interdisciplinary teams in the field of emerging technologies.

Speaker Bio

Pierre-Emmanuel Gaillardon is an assistant professor in the Electrical and Computer Engineering (ECE) department at The University of Utah, Salt Lake City, UT and he leads the Laboratory for

NanoIntegrated Systems (LNIS). He holds an Electrical Engineer degree from CPE-Lyon, France (2008), a M.Sc. degree in Electrical Engineering from INSA Lyon, France (2008) and a Ph.D. degree in Electrical Engineering from CEA-LETI, Grenoble, France and the University of Lyon, France (2011). Prior to joining the University of Utah, he was a research associate at the Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland within the Laboratory of Integrated Systems (Prof. De Micheli) and a visiting research associate at Stanford University, Palo Alto, CA, USA. Previously, he was research assistant at CEA-LETI, Grenoble, France. Prof. Gaillardon is recipient of the C-Innov 2011 best thesis award and the Nanoarch 2012 best paper award. He is an Associate Editor of the IEEE Transactions on Nanotechnology. He has been serving as TPC member for many conferences, including DATE'15-16, DAC'16, Nanoarch'12-16, and is reviewer for several journals and funding agencies. He will serve as Topic co-chair “Emerging Technologies for Future Memories” for DATE'17. The research activities and interests of Prof. Gaillardon are currently focused on the development of reconfigurable logic architectures and digital circuits exploiting emerging device technologies and novel EDA techniques.

SESSION 01

Monday July 3rd, 2017

Digital Circuits and FPGA based Designs I

10:00-12:00

Chair: **Djones Lettnin**

10:00 – 10:20	Voltage Noise Analysis with Ring Oscillator Clocks <i>Lucas Machado, Antoni Roca and Jordi Cortadella</i>	Full Paper
10:20 – 10:40	Resilient Cell-Based Architecture for Time-to-Digital Converter <i>Chia-Hua Wu, Shi-Yu Huang, Mason Chern, Yung-Fa Chou and Ding-Ming Kwai</i>	Full Paper
10:40 – 11:00	Reconfigurable Support Vector Machine Classifier with Approximate Computing <i>Martin van Leussen, Jos Huisken, Lei Wang, Hailong Jiao and José Pineda de Gyvez</i>	Full Paper
11:00 – 11:20	Unconventional Layout Techniques for a High Performance, Low Variability Subthreshold Standard Cell Library <i>Jordan Morris, Pranay Prabhat, James Myers and Alex Yakovlev</i>	Full Paper
11:20 – 11:35	SiLago-CoG: Coarse-grained Grid-based design for near tape-out power estimation accuracy at high level <i>Syed Mohammad Asad Hassan Jafri, Nasim Farahini and Ahmed Hemani</i>	Short Paper
11:35 – 11:45	High Speed Power Efficient Carry Select Adder Design <i>Raghava Katreepalli and Themistoklis Haniotakis</i>	Short Paper

SESSION 02

Monday July 3rd, 2017

Emerging and Post-CMOS Technologies I

10:00-12:00

Chair: **Hassan Mostafa**

10:00 – 10:25	Architecting SOT-RAM Based GPU Register File <i>Sparsh Mittal, Rajendra Bishnoi, Fabian Oboril, Haonan Wang, Mehdi Tahoori, Adwait Jog and Jeffrey Vetter</i>	Full Paper
10:25 – 10:50	RIMPA: A New Reconfigurable Dual-Mode In-Memory Processing Architecture with Spin Hall Effect-Driven Domain Wall Motion Device <i>Shaahin Angizi, Zhezhi He, Farhana Parveen and Deliang Fan</i>	Full Paper
10:50 – 11:15	Area and Delay Efficient Design of a Quantum Bit String Comparator <i>Hafiz Md Hasan Babu, Lafifa Jamal, Sayanton Vhaduri Dibbo and Ashis Kumer Biswas</i>	Full Paper
11:15 – 11:30	Novel Pulsed-Latch Replacement in Non-Volatile Flip-Flop Core <i>Hao Cai, You Wang, Lirida Naviner and Weisheng Zhao</i>	Short Paper
11:30 – 11:45	Analysis of RRAM Reliability Soft-Errors on the Performance of RRAM-based Neuromorphic Systems <i>Amr Tosson, Shimeng Yu, Mohab Anis and Lan Wei</i>	Short Paper
11:45– 12:00	Design of Quantum Circuits for Galois Field Squaring and Exponentiation <i>Edgard Munoz-Coreas and Himanshu Thapliyal</i>	Short Paper

SESSION 03

Monday July 3rd, 2017

System Design and Security I

10:00-12:00

Chair: Avesta Sasan

10:00 – 10:25	STBC: Side Channel Attack Tolerant Balanced Circuit with Reduced Propagation Delay <i>Hyunmin Kim, Seokhie Hong, Bart Preneel and Ingrid Verbauwhede</i>	Full Paper
10:25 – 10:50	AICNN: Implementing Typical CNN Algorithms with Analog-to-Information Conversion Architecture	Full Paper

	<i>Kaige Jia, Zheyu Liu, Fei Qiao, Xingjun Liu, Wei Qi and Huazhong Yang</i>	
10:50 – 11:15	Efficient FPGA Implementation of the SHA-3 Hash Function <i>Magnus Sundal and Ricardo Chaves</i>	Full Paper
11:15 – 11:30	Decoupling Translation Lookaside Buffer Coherence from Cache Coherence <i>Hao Liu, Quentin Meunier and Alain Greiner</i>	Short Paper
11:30 – 11:45	Centrality Indicators For Efficient And Scalable Logic Masking <i>Brice Colombier, Lilian Bossuet and David Hely</i>	Short Paper
11:45– 12:00	Combined TDM and SDM Circuit Switching NoCs with Dedicated Connection Allocator <i>Yong Chen, Emil Matus and Gerhard Fettweis</i>	Short Paper

SESSION 04

Monday July 3rd, 2017

Digital Circuits and FPGA based Designs II

13:00-15:00

Chair: Jia Di

13:00 – 13:20	Efficient Single Precision Floating-Point Division Using Harmonized Parabolic Synthesis <i>Suleyman Savas, Erik Hertz, Tomas Nordström and Zain Ul-Abdin</i>	Full Paper
13:20 – 13:40	An Efficient Design of an FPGA-Based Multiplier using LUT Merging Theorem <i>Zarrin Tasnim Sworna, Mubin Ul Haque, Hafiz Md. Hasan Babu, Lafifa Jamal and Asish Kumer Biswas</i>	Full Paper
13:40 – 14:00	High-performance and energy-efficient 256-bit CMOS Priority Encoder <i>Dimitrios Balobas and Nikos Konofaos</i>	Full Paper
14:00 – 14:20	Improving FPGA Design With Monolithic 3D Integration using High Dense Inter-Stack Via <i>Srivatsa Rangachar Srinivasa, Karthik Mohan, Wei-Hao Chen, Kuo-Hsinag Hsu, Xueqing Li, Meng-Fan Chang, Sumeet Kumar Gupta, John Sampson and Vijaykrishnan Narayanan</i>	Full Paper
14:20 – 14:45	Floating-Point Arithmetic using GPGPU on FPGAs	Full Paper

	<i>Muhammed Al Kadi, Benedikt Janßen and Michael Huebner</i>	
<i>14:45 – 15:00</i>	Minimizing Critical Access Time for 3D Data Bus Based on Inserted Bus Switches and Repeaters <i>Chia-Chun Tsai</i>	Short Paper

SESSION 05

Monday July 3rd, 2017

Emerging and Post-CMOS Technologies II

13:00-15:00

Chair: Hailong Jiao

<i>13:00 – 13:25</i>	Sample Preparation on Micro-Electrode-Dot-Array Digital Microfluidic Biochips <i>Zipeng Li, Kelvin Yi-Tse Lai, Krishnendu Chakrabarty, Tsung-Yi Ho and Chen-Yi Lee</i>	Full Paper
<i>13:25 – 13:50</i>	Hybrid Polymorphic Logic Gate with 5-Terminal Magnetic Domain Wall Motion Device <i>Farhana Parveen, Zhezhi He, Shaahin Angizi and Deliang Fan</i>	Full Paper
<i>13:50 – 14:15</i>	Ultra-Low Energy Data Driven Computing Using Asynchronous Micropipelines and Nano-Electro-Mechanical Relays <i>Haider Alrudainy, Andrey Mokhov, Fei Xia and Alex Yakovlev</i>	Full Paper
<i>14:15 – 14:30</i>	Inverter Propagation and Fan-out Constraints for Beyond-CMOS Majority-based Technologies <i>Eleonora Testa, Odysseas Zografos, Mathias Soeken, Adrien Vaysset, Mauricio Manfrini, Rudy Lauwereins and Giovanni De Micheli</i>	Short Paper
14:30 – 14:45	BioViz: An Interactive Visualization Engine for the Design of Digital Microfluidic Biochips <i>Jannis Stoppe, Oliver Keszocze, Maximilian Luenert, Robert Wille and Rolf Drechsler</i>	Short Paper
<i>14:45 – 15:00</i>	Scouting Logic: A Novel Memristor-Based Logic Design for Emerging Resistive Computing <i>Lei Xie, Hoang Anh Du Nguyen, Jintao Yu, Ali Kaichouhi, Mottaqiallah Taouil and Said Hamdioui</i>	Short Paper

SESSION 06

Monday July 3rd, 2017
System Design and Security II
13:00-15:00

Chair: Georgios Keramidas

13:00 – 13:25	Latency Aware Block Replacement for L1 Caches in Chip MultiProcessors <i>Shirshendu Das and Hemangee K. Kapoor</i>	Full Paper
13:25 – 13:50	Wireless NoCs using Directional and Substrate Propagation Antennas <i>Vasil Pano, Yuqiao Liu, Isikcan Yilmaz, Ankit More, Baris Taskin and Kapil Dandekar</i>	Full Paper
13:50 – 14:15	A Multi-Gbps Fully Pipelined Layered Decoder for IEEE 802.11n/ac/ax LDPC Codes <i>Saleh Usman, Mohammad M. Mansour and Ali Chehab</i>	Full Paper
14:15 – 14:30	A Meta-Routing Method to Create Multiple Virtual Logical Networks on a Single Hardware NoC <i>Hela Belhadj Amor, Hamed Sheibanyrad and Frédéric Petrot</i>	Short Paper
14:30 – 14:45	Secured-by-Design FPGA against Early Evaluation <i>Ziyad Almohaimeed and Mihai Sima</i>	Short Paper
14:45 – 15:00	Customizing Skewed Trees for Fast Memory Integrity Verification in Embedded Systems <i>Saru Vig, Tan Yng Tzer, Guiyuan Jiang and Siew Kei Lam</i>	Short Paper

SESSION 07

Monday July 3rd, 2017
Digital Circuits and FPGA based Designs III
15:30-17:00

Chair: Djones Lettnin

15:30 – 15:50	A New High Performance VLSI Architecture for LMS Adaptive Filter using Distributed	Full Paper
---------------	---	-------------------

	Arithmetic <i>Mohd Khan and Shaik Ahamed</i>	
15:50 – 16:10	Ultra High Throughput Unrolled Layered Architecture for QC-LDPC Decoders <i>Oana Boncalo and Alexandru Amaricai</i>	Full Paper
16:10 – 16:30	A General Design Framework for Sparse Parallel Prefix Adders <i>Soumya Banerjee and Wenjing Rao</i>	Full Paper
16:30 – 16:50	On Benchmarking Pin Access for Nanotechnology Standard Cells <i>Shang-Rong Fang, Cheng-Wei Tai and Rung-Bin Lin</i>	Full Paper
16:50 – 17:00	A Power Efficient System Design Methodology Employing Approximate Arithmetic Units <i>Tuba Ayhan, Firat Kula and Mustafa Altun</i>	Short Paper

SESSION 08

Monday July 3rd, 2017

Student Research Forum

15:30-17:00

Chair: Deliang Fang and Michael Hübner

15:30 – 15:55	A Side-channel Attack Resistant AES with 500Mbps, 1.92pJ/bit PVT Variation Tolerant True Random Number Generator <i>Yimai Peng, Xun Sun, Haobo Zhao and Chen Sun</i>	Full Paper
15:55 – 16:20	Unobtrusive Wearable Health Monitoring System <i>Ali Aboughaly and Mohamed Abdel-Ghany</i>	Full Paper
16:20 – 16:35	Low Power Image Acquisition Scheme Using On-Pixel Event Driven Halftoning <i>Sangamesh Kodge, Himanshu Chaudhary and Mrigank Sharad</i>	Full Paper
16:35 – 17:00	Low Power Implantable Spike Sorting Scheme based on Neuromorphic Classifier with Supervised Training Engine <i>Rakshit Pathak, Saurabh Dash, Anand Mukhopadhyay, Arindam Basu and Mrigank Sharad</i>	Full Paper

SESSION 09

Monday July 3rd, 2017

System Design and Security III

15:30-17:00

Chair: Nele Mentens

15:30 – 15:55	A Power Delivery Network and Cell Placement Aware IR-drop Mitigation Technique: Harvesting Unused Timing slacks to Schedule Useful Skews <i>Lakshmi Bhamidipati, Bhoopal Gunna, Houman Homayoun and Avesta Sasan</i>	Full Paper
15:55 – 16:20	Physical Design Variation in Relative Timed Asynchronous Circuits <i>Tannu Sharma and Ken Stevens</i>	Full Paper
13:50 – 14:15	Exploiting Bus Communication to Improve Cache Attacks on Systems-on-Chips <i>Johanna Sepulveda, Mathieu Gross, Andreas Zankl and Georg Sigl</i>	Full Paper
16:20 – 16:35	Detection of Layout-Level Trojans by Monitoring Substrate with Preexisting Built-in Sensors <i>Leonel Acunha Guimarães, Rodrigo Possamai Bastos and Laurent Fesquet</i>	Short Paper
16:35 – 16:50	Coding for Efficient Caching in Multicore Embedded Systems <i>Tosiron Adegbija and Ravi Tandon</i>	Short Paper
16:50 – 17:00	A Workload Characterization for the Internet of Medical Things (IoMT) <i>Ankur Limaye and Tosiron Adegbija</i>	Short Paper

SESSION 10

Tuesday, July 4th 2017

Testing, Reliability, and Fault-Tolerance I

10:00-12:00

Chair: Garrett Rose

10:00 – 10:25	Functional Broadside Test Generation Using a Commercial ATPG Tool	Full Paper
---------------	--	------------

	<i>Naixing Wang, Bo Yao, Xijiang Lin and Irith Pomeranz</i>	
10:25 – 10:50	Static Compaction by Merging of Seeds for LFSR-Based Test Generation <i>Irith Pomeranz</i>	Full Paper
10:50 – 11:15	Comprehensive Study for Detection of Weak Resistive Open and Short Defects in FDSOI Technology <i>Amit Karel, Florence Azais, Mariane Comte, Jean-Marc Galliere, Michel Renovell and Keshav Singh</i>	Full Paper
11:15 – 11:30	Offset Analysis and Design Optimization of a Dynamic Sense Amplifier for Resistive Memories <i>Salmen Mraih, Elmehdi Boujamaa, Cyrille Dray and Jacques-Olivier Klein</i>	Short Paper
11:30 – 11:45	Efficient Metastability-Containing Multiplexers <i>Stephan Friedrichs and Attila Kinali</i>	Short Paper
11:45– 12:00	Micro Latch-up Analysis on Ultra-Nanometer VLSI Technologies: A new Monte Carlo Approach <i>Sarah Azimi and Luca Sterpone</i>	Short Paper

SESSION 11

Tuesday, July 4th 2017

Research Projects

10:00-12:00

Chair: Tannu Sharma

10:00 – 10:20	GREAT: heteroGeneous integRated magnetic tEchnology using multifunctional standardized sTack <i>Mehdi Tahoori, Sarath Mohanachandran Nair, Rajendra Bishnoi, Sophiane Senni, Jad Mohdad, Frederick Mailly, Lionel Torres, Pascal Benoit, Pascal Nouet, Rui Ma, Martin Kreißig, Frank Ellinger, Kotb Jabeur, Pierre Vanhauwaert, Gregory Di Pendina, and Guillaume Prenat</i>	Full Paper
10:20 – 10:40	Project HIPNOS: Case Study of High Performance Avionics for Active Debris Removal in Space <i>George Lentaris, Ioannis Stratakos, Ioannis Stamoulias, Konstantinos Maragos, Dimitrios</i>	Full Paper

	<i>Soudris, Manolis Lourakis, Xenophon Zabulis and David Gonzalez-Arjona</i>	
10:40 – 11:00	Hardware Security for Critical Infrastructures - CIPSEC project approach <i>Apostolos Fournaris, Konstantinos Lampropoulos and Odysseas Koufopavlou</i>	Full Paper
11:00 – 11:20	AEGLE’s Cloud Infrastructure for Resource Monitoring and Containerized Accelerated Analytics <i>Konstantina Koliogeorgi, Dimosthenis Masouros, Georgios Zervakis, Sotirios Xydis, Tobias Becker, Georgi Gaydadjiev and Dimitrios Soudris</i>	Full Paper
11:20 – 11:40	A CAD Open Platform for high performance reconfigurable systems in the EXTRA project <i>Marco Rabozzi, Rolando Brondolin, Giuseppe Natale, Emanuele Del Sozzo, Michael Huebner, Andreas Brokalakis, Catalin Ciobanu, Dirk Stroobandt and Marco D. Santambrogio</i>	Full Paper
11:40 – 12:00	Profile-driven Power Optimizations for AAL Robots: Maximizing Robots Idle Time by Offloading Monitoring Workload to Dedicated Hardware Components <i>Georgios Keramidas, Nikolaos Voros, Christos Antonopoulos, Fynn Schwiegelshohn, Philipp Wehner, Diana Göhringer , Evaggelinos Mariatos</i>	Full Paper

SESSION 12

Tuesday, July 4th 2017

System Design and Security IV

10:00-12:00

Chair: **Hai Zhou**

10:00 – 10:25	Unified Model for Contrast Enhancement and Denoising <i>Alex Pappachen James, Olga Krestinskaya and Joshin John Mathew</i>	Full Paper
10:25 – 10:50	SDN-Based Circuit-Switching for Many-Cores <i>Marcelo Ruaro, Henrique Medina and Fernando Moraes</i>	Full Paper
10:50 – 11:15	NEDA: NOP Exploitation with Dependency Awareness for Reliable VLIW Processors	Full Paper

	<i>Rafail Psiakis, Angeliki Kritikakou and Olivier Sentieys</i>	
11:15 – 11:30	Serial ATA Commands Logger for Security Monitoring on FPGA Devices <i>Dan Cristian Turicu, Octavian Cret and Lucia Vacariu</i>	Short Paper
11:30 – 11:45	PACT: Priority-Aware Phase-based Cache Tuning for Embedded Systems <i>Sam Gianelli and Tosiron Adegbiya</i>	Short Paper
11:45 – 12:00	CAPSL: The Component Authentication Process for Sandboxed Layouts <i>Taylor Whitaker and Christophe Bobda</i>	Short Paper

SESSION 13

Tuesday, July 4th 2017

Testing, Reliability, and Fault-Tolerance II

14:00-16:00

Chair: **Jim Harkin**

14:00 – 14:25	Formal Verification of Truncated Multipliers using Algebraic Approach and Re-synthesis <i>Tiankai Su, Cunxi Yu, Atif Yasin and Maciej Ciesielski</i>	Full Paper
14:25 – 14:50	Assessing Self-repair on FPGAs with Biologically realistic Astrocyte-neuron Networks <i>Shvan Karim, Jim Harkin, Liam McDaid, Bryan Gardiner, Andrew Tyrrell, Junxiu Liu, David Halliday, Jon Timmis, Alan Millard and Anju Johnson</i>	Full Paper
14:50 – 15:15	Memristor-Based Clock Design and Optimization with In-situ Tunability <i>Shuyu Kong, Jie Gu and Hai Zhou</i>	Full Paper
15:15 – 15:40	Reconfigurable Hardened Latch and Flip-Flop for FPGAs <i>Hamzeh Ahangari, Ihsen Alouani, Ozcan Ozturk and Smail Niar</i>	Full Paper

SESSION 14

Tuesday, July 4th 2017

Computer-Aided Design and Verification I

14:00-16:00

Chair: Djones Lettnin

14:00 – 14:25	Efficient Reconfigurable Global Network-on-chip Designs towards Heterogeneous CPU-GPU Systems: An Application-Aware Approach <i>Tung Le, Dan Zhao and Magdy Bayoumi</i>	Full Paper
14:25 – 14:50	Parallel Simulation-Based Verification of RC Power Grids <i>Mohammad Fawaz and Farid N. Najm</i>	Full Paper
14:50 – 15:15	An Effective Power Grid Optimization Approach for the Electromigration Reliability <i>Ming Yan, Yici Cai, Chenguang Wang and Qiang Zhou</i>	Full Paper
15:15 – 15:25	On Tolerating Faults of TSV/Microbumps for Power Delivery Networks in 3D IC <i>Sheng-Hsin Fang, Chang-Tzu Lin, Wei-Hsun Liao, Chien-Chia Huang, Li-Chin Chen, Hung-Ming Chen, I-Hsuan Lee, Ding-Ming Kwai and Yung-Fa Chou</i>	Short Paper
15:25 – 15:35	WT-CTS: Incremental Delay Balancing Using Parallel Wiring Type For CTS <i>Scott Lerner and Baris Taskin</i>	Short Paper
15:35 – 15:50	Automatic Assertion Generation for Simulation, Formal Verification and Emulation <i>Tong Zhang, Daniel Saab and Jacob A. Abraham</i>	Short Paper

SESSION 15

Tuesday, July 4th 2017

System Design and Security V

14:00-16:00

Chair: Prasun Ghosal

14:00 – 14:25	Cache partitioning + loop tiling: A methodology for effective shared cache management <i>Vasilis Kelefouras, Georgios Keramidas and Nikolaos Voros</i>	Full Paper
14:25 – 14:50	OFDM based High Data Rate, Fading Resilient Transceiver for Wireless Networks-on-Chip	Full Paper

	<i>Sri Harsha Gade, Sakshi Garg and Sujay Deb</i>	
<i>14:50 – 15:15</i>	DENA: A DVFS-capable hEterogeneous NoC Architecture <i>Luca Cremona, William Fornaciari, Andrea Marchese, Michele Zanella and Davide Zoni</i>	Full Paper
<i>15:15 – 15:40</i>	Exploiting Configurability as a Defense Against Cache Side Channel Attacks <i>Chenxi Dai and Tosiron Adegbiya</i>	Full Paper

SESSION 16

Wednesday, July 5th 2017

Analog and Mixed-Signal Circuits I

10:00-12:00

Chair: Andrés Amaya

10:00 – 10:25	CCATDC: A Configurable Compact Algorithmic Time-to-Digital Converter <i>Shuo Li, Xiaolin Xu and Wayne Burleson</i>	Full Paper
10:25 – 10:50	AIsim: Functional Simulator for Analog-to-Information Perceptual Systems <i>Hong Liu, Zheyu Liu, Fei Qiao, Mark Po-Hung Lin, Wei Qi and Huazhong Yang</i>	Full Paper
10:50 – 11:15	A Hierarchical and Programmable OTA-C Filter <i>Mousumi Bhanja and Baidyanath Ray</i>	Full Paper
11:15 – 11:30	A 0.3V Low Cost Low Power 24 GHz Low Noise Amplifier with Body Bias Technology <i>Ming-Yu Huang, Ren-Yuan Huang and Ro-Min Weng</i>	Short Paper
11:30 – 11:45	Capacitor Mismatch Calibration Technique to Improve the SFDR of 14-bit SAR ADC <i>Hua Fan, Franco Maloberti, Dagang Li, Daqian Hu, Yuanjun Cen and Hadi Heidari</i>	Short Paper
11:45 – 12:00	Design of an Asynchronous Detector with Priority Encoding Technique <i>Keunyeol Park, Ohoon Kwon, Hyunseob Noh, Minhyun Jin and Minkyu Song</i>	Short Paper

SESSION 17

Wednesday, July 5th 2017

Computer-Aided Design and Verification II

10:00-12:00

Chair: Rajendra Bishnoi

10:00 – 10:25	Towards Making Fault Injection on Abstract Models a More Accurate Tool for Predicting RT-Level Effects <i>Tino Flenker, Jan Malburg, Goerschwin Fey, Serhiy Avramenko, Massimo Violante and Matteo Sonza Reorda</i>	Full Paper
---------------	---	------------

10:25 – 10:50	Transistor temperature deviation analysis in monolithic 3D standard cells <i>Mélanie Brocard, Benoit Mathieu, Jean-Philippe Colonna, Cristiano Lopes Dos Santos, Cao-Minh Vincent Lu, Claire Fenouillet-Beranger, Laurent Brunet, Perrine Batude, Sebastien Thuries, Gerald Cibrario, Francois Andrieu and Olivier Billoint</i>	Full Paper
10:50 – 11:15	Reducing Search Space for Fault Diagnosis: A Probability-based Scoring Approach <i>Hossein Sabaghian-Bidgoli, Payman Behnam, Bijan Alizade and Zain Navabi</i>	Full Paper
11:15 – 11:30	Layout Vulnerability Reduction against Trojan Insertion using Security-aware White Space Distribution <i>Hamed Hossein-Talae and Ali Jahanian</i>	Short Paper
11:30 – 11:45	Semiformal Verification of Software-controlled Connections <i>Tomas Grimm, Djones Lettnin and Michael Huebner</i>	Short Paper

SPECIAL SESSION 01

Wednesday, July 5th 2017

Post CMOS Computing - Emerging Technologies and Design Issues

10:00-12:00

Chairs:

Prasun Ghosal, Indian Institute of Engineering Science and Technology, Shibpur, India
Kamalakanta Mahapatra, National Institute of Technology, Rourkela, India

10:00 – 10:25	Compact Modeling of Graphene Barristor for Digital Integrated Circuit Design <i>Zhou Zhao, Xinlu Chen, Ashok Srivastava, Lu Peng, Saraju P. Mohanty,</i>	Full Paper
10:25 – 10:50	Performing Mathematics using DNA: Complex Number Arithmetic using Sticker Model <i>Mayukh Sarkar, Prasun Ghosal</i>	Full Paper
10:50 – 11:15	Analysis of Side-Channel Attack AES Hardware Trojan Benchmarks against Countermeasures <i>Sudeendra Kumar K, Sauvagya Sahoo, Abhishek Mahapatra, Ayas Kanta Swain, K.K.Mahapatra</i>	Full Paper

SESSION 18

Wednesday, July 5th 2017

Analog and Mixed-Signal Circuits II

13:00-15:00

Chair: Xingyuan TONG

13:00 – 13:25	A VCO-Based MPPT Circuit for Low-Voltage Energy Harvesters <i>Ali Hassan, Esraa Hamed, Eman Badr, Omar Sharkawy, Hassan Mostafa and Yehea Ismail</i>	Full Paper
13:25 – 13:50	Design of 5-bit Flash ADC using Multiple Input Standard Cell Gates for Large Input Swing <i>Sumit Khalapure, Siddharth R.K., Nithin Kumar Y.B. and Vasantha M.H.</i>	Full Paper
13:50 – 14:15	0.5V, Low Power, OTA-C low pass filter for ECG detection <i>Rakhi R, Abhijeet D Taralkar, Vasantha M.H and Nithin Kumar Y. B</i>	Full Paper
14:15 – 14:30	A Novel Opamp and Capacitor Sharing 10 bit 20 MS/s Low Power Pipelined ADC in 0.18um CMOS Technology <i>Greeshma R, Anoop V K and Venkataramani B</i>	Short Paper
14:30 – 14:45	Design of Low Power 4-bit 400MS/s Standard Cell Based Flash ADC <i>Mayur S.M, Siddharth R.K., Nithin Kumar Y.B. and Vasantha M.H.</i>	Short Paper
14:45 – 15:00	A Novel CMOS-based Fully Differential Operational Floating Conveyor <i>Hossam Elgemazy, Amr Helmy, Hassan Mostafa and Yehea Ismail</i>	Short Paper

SPECIAL SESSION 02

Wednesday, July 5th 2017

Emerging Computing Paradigms for Energy-Efficient and Secure IoT Devices

13:00-15:00

Chair:

Himanshu Thapliyal, University of Kentucky, USA

13:00 – 13:25	Dopingless Transistor based Hybrid Oscillator	Full
---------------	--	-------------

	Arbiter Physical Unclonable Function <i>Venkata P. Yanambaka, Saraju P. Mohanty, Elias Kougianos, Prabha Sundaravadivel, Jawar Singh</i>	Paper
13:25 – 13:50	Exploiting Memristive Crossbar Memories as Dual-Use Security Primitives in IoT Devices <i>Garrett S. Rose, Md. Badruddoja Majumder, and Mesbah Uddin</i>	Full Paper
13:50 – 14:15	Adiabatic Computing Based Low-Power and DPA-Resistant Lightweight Cryptography for IoT Devices <i>Himanshu Thapliyal, T. S. S. Varun and S. Dinesh Kumar</i>	Full Paper

SPECIAL SESSION 03

Wednesday, July 5th 2017

Adaptive Circuits and Systems for Machine Intelligence: The role of adaptive circuits and systems in emerging intelligent systems and networks

13:00-15:00

Chairs:

Theocharis (Theo) Theocharides, Assistant Professor, University of Cyprus

Christos-Savvas Bouganis, Senior Lecturer, Imperial College, London

13:00 – 13:25	Adaptive and Energy-Efficient Architectures for Machine Learning: Challenges, Opportunities, and Research Roadmap <i>Muhammad Shafique, Rehan Hafiz, Lukas Sekanina, Zdenek Vasicek, Vojtech Mrazek</i>	Full Paper
13:25 – 13:50	Data Stream Processing in Networks-on-Chip <i>Jens Rettkowski and Diana Göhringer</i>	Full Paper
13:50 – 14:15	On how to design dataflow FPGA-based accelerators for Convolutional Neural Networks <i>Giuseppe Natale, Marco Basis, M. D. Santambrogio</i>	Full Paper
14:15 – 14:40	Hardware Acceleration for Machine Learning <i>Ruizhe Zhao, Wayne Luk, Xinyu Niu, Huifeng Shi, and Haitao Wang</i>	Full Paper

SESSION 19

Wednesday, July 5th 2017

Analog and Mixed-Signal Circuits III

15:30-17:30

Chair: Nithin Kumar Yernad Balachandra

15:30 – 15:55	A fully integrated fast-response LDO voltage regulator with adaptive transient current distribution <i>Xingyuan Tong and Kangkang Wei</i>	Full Paper
15:55 – 15:20	A 0.32μW, 76.8 dB SNDR Programmable Gain Instrumentation Amplifier for Bio-Potential signal Processing Applications <i>Mahesh Kumar Adimulam and Srinivas M.B</i>	Full Paper
15:20 – 15:45	A Digital Offset Reduction Method for Dynamic Comparators based on Phase Measurement <i>Andres Amaya, Javier Ardila and Elkim Roa</i>	Full Paper

SPECIAL SESSION 04

Wednesday, July 5th 2017

Emerging and Secured Applications of IoT

15:30-17:30

Chairs:

Prasun Ghosal, Indian Institute of Engineering Science and Technology, Shibpur, India
Kamalakanta Mahapatra, National Institute of Technology, Rourkela, India

15:30 – 15:55	Reconfigurable Robust Hybrid Oscillator Arbiter PUF for IoT Security based on DL-FET <i>V. P. Yanambaka, S. P. Mohanty, E. Kougianos, P. Sundaravadivel, J. Singh</i>	Full Paper
15:55 – 16:20	An IoT Enabled Real-Time Communication and Location Tracking System for Vehicular Emergency <i>Subha Koley, Prasun Ghosal</i>	Full Paper
13:50 – 14:15	A Flexible Pay-per Device Licensing Scheme for FPGA IP Cores <i>Sudeendra kumar K, Sauvagya Sahoo, Abhishek Mahapatra, Ayas Kanta Swain, K.K.Mahapatra</i>	Full Paper

SPECIAL SESSION 05

Wednesday, July 5th 2017

Innovation in Memory Technologies and Their Applications

15:30-16:45

Chair:

Hai (Helen) Li, Duke University, USA

15:30 – 15:55	In-Memory Computing with Spintronic Devices <i>Deliang Fan, Shaahin Angizi, Zhezhi He, Farhana Parveen</i>	Full Paper
15:55 – 16:20	Approximate SRAM for Energy-Efficient, Privacy-Preserving Convolutional Neural Networks <i>Lita Yang, Boris Murmann</i>	Full Paper
16:20 – 16:45	Innovative circuits using negative differential resistance property of Tunnel FETs <i>Navneet Gupta</i>	Full Paper

POSTER SESSION

Tuesday July 4th, 2017

16:00 - 17:00

1	CoG: Coarse-grained Grid-based design for near tape-out power estimation accuracy at high level <i>Syed Mohammad Asad Hassan Jafri and Ahmed Hemani</i>
2	High Speed Power Efficient Carry Select Adder Design <i>Raghava Katreepalli and Themistoklis Haniotakis</i>
3	A 65 nm, High-Stable Ultra Low-Leakage 11T SRAM Memory Cell Design For IoT Applications <i>Vishal Sharma, Pooran Singh, Gopal M and Dr. Santosh Vishvakarma</i>
4	Decoupling Translation Lookaside Buffer Coherence from Cache Coherence <i>Hao Liu, Quentin Meunier and Alain Greiner</i>
5	Centrality Indicators For Efficient And Scalable Logic Masking <i>Brice Colombier, Lilian Bossuet and David Hely</i>
6	Combined TDM and SDM Circuit Switching NoCs with Dedicated Connection Allocator <i>Yong Chen, Emil Matus and Gerhard Fettweis</i>
7	Minimizing Critical Access Time for 3D Data Bus Based on Inserted Bus Switches and Repeaters <i>Chia-Chun Tsai</i>
8	Inverter Propagation and Fan-out Constraints for Beyond-CMOS Majority-based Technologies <i>Eleonora Testa, Odysseas Zografos, Mathias Soeken, Adrien Vaysset, Mauricio Manfrini, Rudy Lauwereins and Giovanni De Micheli</i>
9	BioViz: An Interactive Visualization Engine for Digital Microfluidic Biochips <i>Jannis Stoppe, Oliver Keszocze, Maximilian Luenert, Robert Wille and Rolf Drechsler</i>
10	Scouting Logic: A Novel Memristor-Based Logic Design for Emerging Resistive Computing <i>Lei Xie, Hoang Anh Du Nguyen, Jintao Yu, Ali Kaichouhi, Mottaqiallah Taouil and Said Hamdioui</i>
11	A Meta-Routing Method to Create Multiple Virtual Logical Networks on a Single Hardware NoC <i>Hela Belhadj Amor, Hamed Sheibanyrad and Frédéric Petrot</i>
12	Secured-by-Design FPGA against Early Evaluation <i>Ziyad Almohaimeed and Mihai Sima</i>
13	Customizing Skewed Trees for Fast Memory Integrity Verification in Embedded Systems <i>Saru Vig, Tan Yng Tzer, Guiyuan Jiang and Siew Kei Lam</i>
14	A Power Efficient System Design Methodology Employing Approximate Arithmetic Units

	<i>Tuba Ayhan, Firat Kula and Mustafa Altun</i>
15	Detection of Layout-Level Trojans by Monitoring Substrate with Preexisting Built-in Sensors <i>Leonel Acunha Guimarães, Rodrigo Possamai Bastos and Laurent Fesquet</i>
16	Coding for Efficient Caching in Multicore Embedded Systems <i>Tosiron Adegbija and Ravi Tandon</i>
17	A Workload Characterization for the Internet of Medical Things (IoMT) <i>Ankur Limaye and Tosiron Adegbija</i>
18	Offset Analysis and Design Optimization of a Dynamic Sense Amplifier for Resistive Memories <i>Salmen Mraih, Elmehdi Boujamaa, Cyrille Dray and Jacques-Olivier Klein</i>
19	Efficient Metastability-Containing Multiplexers <i>Stephan Friedrichs and Attila Kinali</i>
20	Micro Latch-up Analysis on Ultra-Nanometer VLSI Technologies: A new Monte Carlo Approach <i>Luca Sterpone and Sarah Azimi</i>
21	Serial ATA Commands Logger for Security Monitoring on FPGA Devices <i>Dan Cristian Turicu, Octavian Cret and Lucia Vacariu</i>
22	PACT: Priority-Aware Phase-based Cache Tuning for Embedded Systems <i>Sam Gianelli and Tosiron Adegbija</i>
23	CAPSL: The Component Authentication Process for Sandboxed Layouts <i>Taylor Whitaker and Christophe Bobda</i>
24	Layout Vulnerability Reduction against Trojan Insertion using Security-aware White Space Distribution <i>Hamed Hossein-Talae and Ali Jahanian</i>
25	On Tolerating Faults of TSV/Microbumps for Power Delivery Networks in 3D IC <i>Sheng-Hsin Fang, Chang-Tzu Lin, Wei-Hsun Liao, Chien-Chia Huang, Li-Chin Chen, Hung-Ming Chen, I-Hsuan Lee, Ding-Ming Kwai and Yung-Fa Chou</i>
26	WT-CTS: Incremental Delay Balancing Using Parallel Wiring Type For CTS <i>Scott Lerner and Baris Taskin</i>
27	Automatic Assertion Generation for Simulation, Formal Verification and Emulation <i>Tong Zhang, Daniel Saab and Jacob A. Abraham</i>
28	A 0.3V Low Cost Low Power 24 GHz Low Noise Amplifier with Body Bias Technology <i>Ming-Yu Huang, Ren-Yuan Huang and Ro-Min Weng</i>
29	Capacitor Mismatch Calibration Technique to Improve the SFDR of 14-bit SAR ADC <i>Hua Fan, Franco Maloberti, Dagang Li, Daqian Hu, Yuanjun Cen and Hadi Heidari</i>
30	Design of an Asynchronous Detector with Priority Encoding Technique <i>Keunyeol Park, Ohoon Kwon, Hyunseob Noh, Minhyun Jin and Minkyu Song</i>
31	WT-CTS: Incremental Delay Balancing Using Parallel Wiring Type For CTS

	<i>Scott Lerner and Baris Taskin</i>
32	Semiformal Verification of Software-controlled Connections <i>Tomas Grimm, Djones Lettnin and Michael Huebner</i>
33	A Novel Opamp and Capacitor Sharing 10 bit 20 MS/s Low Power Pipelined ADC in 0.18um CMOS Technology <i>Greeshma R, Anoop V K and Venkataramani B</i>
34	Design of Low Power 4-bit 400MS/s Standard Cell Based Flash ADC <i>Mayur S.M, Siddharth R.K., Nithin Kumar Y.B. and Vasantha M.H.</i>
35	A Novel CMOS-based Fully Differential Operational Floating Conveyor <i>Hossam Elgemazy, Amr Helmy, Hassan Mostafa and Yehea Ismail</i>